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1. SUMMARY
2Deep-impurity, double-injection, (DI) devices represent a
unique class of semiconductor devices in which deep-level impurities are
intentionally incorporated into the device material in order to obtain
unusual properties and functions. It has been shown theoretically and
experimentally that semiconductors containing large concentrations of
deep levels are capable of switching from a low conductance state to a
high conductance state when a certain potential, called the threshold
voltage, is exceeded.
2
Other studies have shown that (DI) devices possess very high
immunity to the effects of electron and neutron irradiation, and that
they may have the ability to function normally at elevated temperature.
The best studied method for obtaining desirable deep-impurity properties
is the incorporation of gold into silicon, and it was this method that
2
was employed in these studies. This program has investigated (DI)
devices for possible applications in power switching, especially in
space environments, where light weight, reliability, and radiation
hardness are desirable attributes.
This program has built upon the foundations laid by previous
Westinghouse programs and by fundamental work performed at the
University of Cincinnati by Dr. Thurman Henderson and his students.
2
During this program, several varieties of (DI) devices were
investigated, devices were fabricated and tested, and the parameters of
2
device performance were calculated. The processing of (DI) devices, in
particular the method of introducing gold into silicon, was studied and
improved.
2
Calculations based upon the assumed mode of operation of (DI)
devices, along with empirical information regarding power semiconductor
devices' operation and limitations, have led to the conclusion that
2(DI) devices are not well suited to high-power applications; the very
2phenomenon that is essential to the operation of (DI) devices, space-
charge-limited current injection, was shown to cause high off-state
power dissipations which cannot easily be ameliorated.
2. INTRODUCTION
2.1 NASA REQUIREMENTS
Requirements for space station power systems are unique and
stringent. In this environment, efficiency, reliability, and
survivability are paramount. Weight, of course, is at a premium, and
reliability is essential. In addition, all systems aboard space craft
are subject to hostile environments, some natural and some man-made. In
particular, for an SP100 powered station, it would be very useful to
have the power electronics components in the vicinity of the nuclear
power reactor. In this situation, they could be subject to high levels
of radiation and to high temperature. Temperature is a particularly
severe problem in space, since the only way to dispose of heat is
through radiation.
Recent new proposals for space systems have arisen from the
Civilian Space Technology Initiative and from Pathfinder. These include
a return to the moon with the possible establishment of a permanent
station there and a one to one and one-half year manned trip to Mars
with 10-12 people. These programs will require electrical power systems
of several MW characterized by light weight, radiation hardness, and
tolerance to high temperature.
2(DI) devices, in addition to their tolerance for radiation and
high temperatures, possess other potential advantages for space power
systems. One of these is that they do not rely upon reverse biased p-n
junctions for their operation. In principle, this implies that they are
not constrained by the high field and temperature effects that limit p-n
junction devices and therefore can be designed to operate at higher
voltages, a distinct advantage in efficiency. Because the radiative
cooling that must be used in space power systems rapidly becomes more
efficient as the temperature is increased, the use of devices that
operate at high temperature possesses distinct advantages.
2.2 PROGRAM OBJECTIVES
In anticipation of the benefits to be gained by the practical
2
application of (DI) devices in high-power circuitry, the following
objectives were conceived for this program.
2.2.1 Overall Goals
The original overall goal of the program was to perform applied
2
research and development studies of (DI) doped silicon devices that
operate in the 2-10 kV range. This goal was later extended downward to
include the 500 V range and the possibility of forming "zero forward
voltage drop" rectifiers. These studies were to include theoretical,
analytical, and experimental investigations of processing, electrode
topologies, and gating design. The program includes the fabrication of
a set of experimental devices and evaluation testing of the experimental
units. Delivery of deep-impurity switching devices meeting specifica-
tion goals and documentation in a final report are to constitute
demonstration of the technology.
The detailed goals of the programs have been:
2
Analysis and (DI) Switch Design
Perform theoretical, analytical, and experimental investigations
2
to identify and demonstrate (DI) switch designs, specific device
topologies and structures, optimum configurations, and methods for
control of surface fields and breakdown. The switches shall meet, in so
far as possible, the characteristics enumerated in "Specification Goals
2
for (DI) Silicon Switches" (hereafter referred to as Spec-goals).
Design, fabricate, and evaluate mask sets that provide the
required electrode topology and device structure to attain specified
current/voltage ratings and switching functions. Devise and study
various cathode, anode, and gate geometries that are compatible with
circular planar, vertical, or other possible structures.
Study optimum configurations and electrode geometries,
compatible with optimum processes, to maximize threshold voltage (V.i)
and minimize holding voltage (V, ). Determine feasibility, parameters,
and design configurations to fabricate vertical devices at near the
maximum voltage rating.
Study optimum configurations and electrode geometries compatible
with developed processes, to maximize the threshold voltage to holding
voltage ratio and to minimize leakage current at the threshold voltage.
Determine feasibility, parameters, and design considerations to
fabricate devices meeting the Spec-goals.
Study trade-offs of channel-doping levels, deep-impurity types,
and electrode configurations to reduce current leakage in the pre-
breakdown square law region. Explore methods to minimize power
dissipation.
Study gate types and configurations with threshold voltage,
holding voltage ratios, current rating, and gate power to determine
feasibility for "zero forward voltage drop" devices.
Study and determine the feasibility of a 10 kV device. Perform
required parametric trade-offs, propose a design with projected
operating characteristics, and compare them to the Spec-goals.
2
Formulate (DI) switch design trade-off options in terms of the
required Spec-goals. These options to be submitted in written form and
subsequently presented orally at NASA-Lewis Research Center. The NASA
project manager shall review the design options and select one or more
2
designs for sample (DI) switches.
Study and design suitable packages that provide electrical
contacts, thermal interfaces, environmental protection, and mechanical
interfaces. These are to be included as part of the design trade-offs
options submitted to NASA-Lewis.
Processing Investigations
Investigate and determine the necessary steps and techniques for
the processing of shallow impurity compensated deep-impurity silicon
switching devices to meet the Spec-goals. The investigations shall
specifically be concerned with the quality and yield of the bulk
material, base resistivity, surface preparations, ohmic contacts,
insulation, and metallization.
(DP2 Switch Fabrication
2Fabricate 100 sample (DI) switches that meet the Spec-goals and
conform to the NASA-Lewis approved designs as final deliverable items to
NASA-LeRC. The specific device characteristics shall be made available
€)
to the NASA Project Manager for selections of the deliverable (DI)
switches. At the discretion of the NASA Program Manager, the sample
switches may be required on a minimum of four uncut wafers with up to 64
units per wafer.
2(DI) Switch Testing and Evaluation
Devise a test plan delineating test equipment, specific tests,
2
and evaluation procedures for the verification of (DI) switches that
meet the Spec-goals. The test plan is to provide for the determination
of ratings and electrical parameter characterizations for each
2
deliverable (DI) switch. I-V characteristics are to be evaluated with
emphasis on V , , V, , leakage currents at V,, , holding current, gate
currents at switching, and switching times. The test plan is to be
submitted to the NASA Program Manager for review and approval prior to
2
testing and evaluation of deliverable (DI) switches. Test and evaluate
2
all deliverable (pi) switches according to the approved Test Plan.
Test data on each switch to be submitted at the time of delivery of the
o(DI) switches.
Reporting Requirements
Prepare and submit technical narrative and financial reports on
NASA Form 533P. Prepare and submit a Final Report.
2.3 SPEC-GOALS
Representative Spec-goals that have been addressed during this
program are outlined on Table 1.
TABLE 1
REPRESENTATIVE SPECIFICATION GOALS FOR (DI)2 SWITCHES
SYPOL CHARACTERISTICS WITH^  TEST CONDITION
Vth Threshold Voltage
Qlanode = 50 mA, Igate = 0
Qlanode = 50 mA, Igate = 0
V, Holding Voltage
Qlanode = Rated Value
Igate = 0
Igate = TBD
Qlanode = I , Igate = 0
fik
I Conduction Current
Q2000 V
Q10,000 V
Q500 V
t Switching times
sw
P Power Dissipation OT = 75C
VALUE
2000 min
10,000 max
500 max
10
1
15
5
1
10
10
50
50
100
UNITS
Volts
Volts
Volts
Amperes
Amperes
Amperes
microsec
microsec
watts
watts
2.4 POWER SEMICONDUCTOR DEVICES
Westinghouse has an interest in the results of this program
because of our experience in the design, manufacture, sale, and
application of high-power semiconductors. Since most of the
applications of high-power semiconductors are unfamiliar to all but
electrical power engineers, Table 2 lists some of them (in no particular
order), and they are discussed in some detail below.
TABLE 2
SOME INDUSTRIAL APPLICATIONS OF POWER SEMICONDUCTORS
Solar Energy Farms
High-Voltage Direct Current
Large Motor Controls
Transportation Engines
Phase Control (VAR Generators)
Small Motor Controls
Fusion Power Generation
Solar electric power-generating plants consist of an enormous
number of individual solar cells generating power at a peak value of
about 15 mW per square centimeter of cell area. These cells can be
wired in series and parallel to produce several MW of dc power. In
order for this power to be connected into the electrical power grid
which covers the 48 states and much of Canada, it must be converted to
60 Hz, high voltage ac by means of power semiconductor switches and
transformers.
The solar farm at Carissa Plains, CA, the largest. In the U. 8.,
cover* 10O acres* generates 6.6 MW of peak power (eventually to be
10 MW)f and uses nine 75O kVA inverter* to convert solar cell-
generated dc to ac. The voltage is raised in two stages to 115,OOO V
tor connection to the power grid.
8
High-voltage, direct current (HVDC) power transmission is the
most efficient means for transporting power over long distances. In this
application, high-power semiconductor switches and rectifiers are used
at the power-generating point to convert ac to mega-volt dc levels for
transmission. At the load end of the transmission line, the dc is
chopped by other switches in order to produce 60 Hz ac.
Large motors such as those used in steel mills, pumps, and
mining operations may operate on more than 5,000 V (15,000 V would be
preferred). Their speed is controlled by semiconductor switches.
Transportation motors (electric railways) are a subset of large motors.
In this country, they operate at about 600 V, but more efficient
installations in Europe and Japan operate near 1,500 V.
Phase control of power at electric substations is used to
deliver power efficiently to varying reactive loads. In this
application, static VAR generators consisting of large banks of power
semiconductor devices switch capacitor banks into and out of the power
circuit at 60 Hz in order to compensate for the reactance of the load
and maintain a constant voltage level.
Even small motors (less then 100 hp) such as those that run
industrial pumps and blowers use power semiconductors to regulate motor
speed and provide efficient operation.
Finally, the equipment to be used in fusion power generation
will require large amounts of electrical input power to provide high
magnetic fields, to resistively heat gas plasmas, and to energize
lasers. Power semiconductor switches will be used to provide pulsed
power in the giga-watt range.
The list in Table 2 above does not include applications in the
high-voltage, low-power regime. This includes the use of electron and
ion beams such as those used in oscilloscopes, travelling wave tubes,
electron microscopes, and television sets; gas plasmas such as vapor
lamps and plasma displays; or static electricity applications such as
Kerr cells and copying machines. This partial list indicates that the
range of applications for high-voltage semiconductor switches is
enormous — from millions of amperes to nano-amperes.
Obviously, there are high-power semiconductor switches available
today. The state of the art might be described in terms of a thyristor
•which is available for sale (on special order) by Powerex, Inc. Some of
its specifications are listed in Table 3 below.
TABLE 3
POWER THYRISTOR SPECIFICATIONS
SYMBOL CHARACTERISTICS AND CONDITIONS VALUE UNITS
VDRM
VRRM
VTM
IGT
TJ
Repetitive Peak Blocking yoltage
Repetitive Reverse Blocking Voltage
RMS Forward Current
1/2 Cycle Surge Current
Forward drop at IT = 3,000 A
Gate Current to Trigger
Operating Junction Temperature
Thermal Resistance to Case
(Double-Sided Cooling)
4,400
4,400
2,200
25,000
2.50
150
-40 to
.015
0.53
Volts
Volts
Amperes
Amperes
Volts
mA
+125 *C
°c/w
•C on /W
This thyristor can block 4,400 V in the forward or reverse
direction with a leakage current of less than 250 mA. In the conducting
state, it will safely pass an average current of 1,400 A at a voltage
drop of less than 2.5 V. It is triggered on by a gate pulse of only 150
mA. During operation in the OFF state, power loss in the thyristor
could be as high as 1.1 kW; and power loss in the ON state is 3.5 kW.
But this single device is capable of regulating up to 6.16 MW of power
into a load. This power level is nearly the entire peak power output of
the Carissa Plains solar farm, enough power to supply 8,800 homes. The
power-handling capability of this single device is impressive, and it
turns on in only eight microseconds (its turn-off time is 400
microseconds). The specifications of maximum p-n junction temperature
10
and the thermal impedance between the junction and the case are also
important, as will be shown later.
This device is sealed into a ceramic package which is about four
inches in diameter and one and one-half inches high. The package weighs
over two pounds. In order to maximize the conduction of heat from the
device, it is clamped between solid copper heat sinks which are water
cooled; the mounting force is 10,000 pounds. The silicon disk itself is
nearly one millimeter thick, 67 mm in diameter, and has a base
resistivity of 220 ohm-cm. (A 6 kV thyristor now being developed uses a
silicon disk about 1.3 mm thick and five inches in diameter; its base
resistivity is 400 ohm-cm.)
Now we compare this thyristor to what might be considered an
ideal high-power switch. The characteristics of this ideal switch are
listed in Table 4.
This ideal switch would be compact in volume, rugged, with low
loss in both the ON and OFF states, capable of high-temperature
operation, and fast switching; our thyristor fills these requirements
fairly well. The ideal switch is easily triggered, and our thyristor
looks good here too, except that there is no inherent high-voltage
isolation between the gate signal and the high voltage level. The ideal
switch has dV/dt, dl/dt and Q parameters which are adequate for the
switching speeds likely to be encountered; our thyristor is suitable for
operation at frequencies less than one kHz. The ideal switch is
bilateral, conducting current in either direction, and has gate turn-off
capability; this particular thyristor has neither of these features.
The ideal switch is simple to manufacture and so can be sold at a low
price; our thyristor is difficult to manufacture to these specifications
and it sells for a premium price.
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TABLE 4
IDEAL SWITCH CHARACTERISTICS
COMPACT
EASILY TRIGGERED (HIGH-VOLTAGE ISOLATION)
BILATERAL
GATE TURN-OFF
LOW LOSS
FAST SWITCHING
LOW COST
SIMPLE MANUFACTURE
RUGGED
dV/dt, dl/dt, Qrr
HIGH VOLTAGE
Finally, the ideal power switch has high-voltage capability.
This is a very important attribute of the switch. In high-power
switching applications, it is almost always preferable to switch a high-
voltage to the load, rather than to switch a large current. But
attaining high-voltage capability by placing devices in series requires
that nearly every parameter of every device in the series string be
carefully matched to every other device in the string. This is
necessary in order to ensure that voltage and current transients will be
shared equally and simultaneously among the devices. If they are not, a
cascade of burned out devices may result. Even when the devices are
carefully matched, high-power cushioning or snubber circuits must be
used in parallel with each device in order to protect it during the
switching process.
In principle, it should be possible to increase the voltage
capability of a thyristor such as ours to arbitrarily high values simply
by making the silicon disk thicker and of higher resistivity material.
But if we simultaneously require high current capability, the thermal
12
consequences must be considered. During normal operation, the 4,400 V
thyristor conducts a peak current of 3,111 A, resulting in an
instantaneous power dissipation of 7.7 kW and an instantaneous
temperature rise of 116*0. The intrinsic electron concentration n.
equals the donor concentration at 152°C. Near this temperature, thermal
runaway will occur.
For the 6 kV thyristor now being developed, the silicon wafer is
thicker so the forward voltage drop is higher (for the same current
density) and the thermal impedance is higher, so the temperature rise is
worse — and the base resistivity of 400 ohm-cm means that n. will equal
the donor concentration at 138°C.
Clearly, a high-power thyristor of this type cannot be designed
for arbitrarily high voltage; basic considerations of physics become
limiting factors. These considerations are in addition to technological
difficulties which are difficult to solve — difficulties in obtaining
high-resistivity silicon of sufficient uniformity, and difficulties in
preventing the high electric fields at the device edges from destroying
the device through surface breakdown.
Clearly there is room for power semiconductor devices which are
sufficiently different in nature that they are not limited by some of
these factors. Several goals have been proposed to define areas of
2
investigation into (DI) principles. Some of these goals were listed in
the previous section. The most ambitious of these goals is a 10 kV, 1
ampere switch with a maximum leakage current of 50 mA and a switching
time of 10 microseconds.
Some results obtained in a previous program have shown that
these goals are worth pursuing and simultaneously illustrate the wide
2
range of possible applications of (DI) devices. In the realm of high
voltage, threshold voltages of well over 1 kV have been measured,
although these same devices exhibited high holding voltages also. Gate-
controlled switching has been achieved with reasonable gate currents and
one microsecond switching time; and some devices have shown a tendency
to operate at integrated circuit logic levels.
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Other (DI) characteristics such as extreme radiation hardness
and high-temperature operation are almost certain to find application in
o
areas that conventional devices cannot fill. Operation of (DI) devices
at temperatures as high as 420*C has been reported (conventional silicon
devices are limited to about 200*0) and other devices were apparently
not seriously degraded by irradiation to over 100 megarads (conventional
radiation-hardened integrated circuits are limited to about one
megarad). Both of these properties are of great interest to those who
would like to operate semiconductor devices in hostile environments. In
2
addition to serving as high-power devices, the (DI) phenomena may find
application in a new family of low-power integrated circuits and
devices.
The bipolar high-power thyristor is a fairly mature technology,
and further improvements in its operating parameters will be severely
constrained by fundamental physical limitations. It could be hoped that
2(DI) technology represents a new approach that will avoid some of these
limitations and will provide a step function improvement in selected
areas.
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3. DEEP-IMPUEITY DOUBLE-INJECTION DEVICES
3.1 SEMICONDUCTORS WITHOUT DEEP LEVELS
A pure semiconductor material such as silicon, germanium, or
gallium arsenide has an atomic density which is near 5 E 22 atoms per
cubic centimeter. These materials contain a characteristic
concentration of mobile charge carriers (electrons and/or holes) which
will be in the range 1 E 6 (gallium arsenide) to 1 E 13 (germanium) per
cubic centimeter at ordinary temperatures. This charge density
distinguishes them from insulators which may contain a few hundred or
fewer carriers per cubic centimeter•-, and from metallic conductors which
may contain on the order of 1 E 22 carriers per cubic centimeter.
The charge carrier density (more than zero but less than one
charge carrier per atom) is explained by the presence of a "forbidden
energy gap," a range of energies which are quantum mechanically
forbidden to the electrons present on the constituent atoms. Electrons
with energies equal to or greater than some characteristic energy called
the conduction band edge are free to move through the crystal lattice.
Electrons with energies less than another characteristic value called
the valence band edge are firmly bound to their atoms. This is
illustrated in an "energy band diagram" as shown in Figure 1. It is
conventional to show electron energy as increasing upward in these
diagrams.
An electron which acquires sufficient energy (e.g., thermal
energy) to enter the conduction band leaves behind a positively charged
atom. The positive charge (a hole) is also free to move through the
crystal lattice in the conduction band. Both carriers contribute to
electrical current when a potential is applied.
Semiconductors are made to be useful by incorporating certain
impurities or "dopants" into some of the atomic sites in the crystal
15
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Figure 1. Band diagram of a pure semiconductor.
lattice. Atoms such as phosphorus or arsenic in silicon are easily
ionized by "donating" an electron into the conduction band; these are
called "n-type dopants" or donor atoms. Atoms such as boron or aluminum
in silicon are easily ionized by "accepting" an electron from the
silicon atoms; these are called "p-type dopants" or acceptor atoms. The
doped semiconductor is described as "n type" or "p-type" depending upon
which type of dopant predominates. N-type semiconductors conduct
current principally by means of the movement of electrons; p-type
semiconductors conduct current principally by holes. N-type and p-type
semiconductors are illustrated by the band diagrams in Figure 2.
For practical purposes it can be assumed that every donor atom
contributes a mobile electron to the crystal and every acceptor atom
contributes a hole. By incorporating increasing concentrations of
donors or acceptors into a silicon crystal, it is possible to reduce its
resistivity from the 3 E 5 ohm-cm characteristic of pure silicon to any
value down to less than 1 E -3 ohm-cm for silicon heavily doped with 1 E
20 dopant atoms per cubic centimeter. The "Fermi level" shown in
Figure 2 is an energy level that represents a one-half probability that
an electron of that energy will be in the conduction band.
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Figure 3. Band diagram of a doped semiconductor with
deep-level dopants.
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3.2 DEEP LEVELS — PRINCIPLES OP OPERATION
Another class of dopants called deep-level dopants are conven-
tionally to be avoided in semiconductor technology. These dopants are
usually heavy metals and are characterized by ionization energies which
are larger than those of conventional donors and acceptors. The nature
of these deep levels is illustrated in the band diagram of Figure 3.
A deep level can be either a deep donor or deep acceptor and
often can function as either. They are deleterious to the operation of
most semiconductor devices, contributing to leakage currents and
reducing the gain of bipolar devices. Deep-level acceptors and donors
are often called "traps" because a mobile electron or hole can lose
energy by attaching itself to a deep-level atom.
It is the trapping ability of deep levels that finds application
2
in deep-level, double-injection — (DI) — devices. For example, if
silicon containing 1 E 15 phosphorus atoms per cubic centimeter (and
therefore having 1 E 15 mobile electrons per cubic centimeter) is doped
with increasing concentrations of gold, more and more electrons are
trapped at the gold atoms and removed from the conduction band. When
the gold concentration reaches a value near 2 E 16/cc, essentially all
of the mobile electrons will be trapped and the silicon will be a high-
resistivity material. If now contacts are applied to the silicon and a
voltage is applied, very little current will flow through the high-
resistivity m;
an OFF state.
2
aterial and the (DI) device would be described as being in
2
In order *to understand the other characteristics of (DI)
devices, it is necessary to consider the conceptual device depicted in
Figure 4.
This figure represents a piece of n-type silicon which has been
doped with a deep-level atom such as gold, so that the silicon
resistivity in the body of the device is quite high. At each end of the
device is a contact; the n contact is the cathode which consists of a
region that has been very heavily doped with phosphorus (so that the
relative gold concentration in this region is negligible) and is then
contacted with a metal electrode. The p region is similarly very
18
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Figure 4. A (DI)" diode.
heavily doped with boron and has a metal electrode; it constitutes the
2
anode. This device will be used to illustrate the principles of (DI)
operation.
With no voltage applied to the device, most of the electrons
from the ionized donor (phosphorus) atoms have been trapped at the gold
atom sites, leaving only a low electron concentration. As a small
voltage is applied, ohmic current flows through the device, carried by
the untrapped electrons. Because the resistivity is high, the current
flow is small (Figure 5).
As the applied voltage is increased, another mode of current
flow begins to become significant. This current is called the space-
charge-limited current and is independent of the electron concentration
in the material. In this mode, electrons which are present in the n
cathode are injected into the high-resistivity body and flow through the
material under the influence of their own space charge. The following
description of the space-charge-limited current follows that given by
Ghandi.b
V>. Sor&b K. Ghetndi, "Semiconductor Power Device*," John Wiley and Son*,
New York (1977).
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Figure 5. Current-voltage characteristics of a (DI) diode.
We continue to assume that there is a single deep trapping level
and that these trapping sites have been filled with electrons from the
conduction band. When a voltage is applied across the device, electrons
are injected into the body from the cathode and holes are injected from
the anode. The electrons will not be trapped since the trapping sites
are filled, but will flow under the influence of the electric field
toward the anode. Holes injected from the anode, however, are readily
trapped at the negatively charged trapping sites and are not able to
traverse the length of the device before they are trapped; they cannot
alter the injected electron space charge near the cathode and so the
electron current is controlled by its own space charge. The transport
equations for this process are
d dE p
- — ~ • — ~
& di (1)
and J = nqftB (2)
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where V is the voltage, J is the current density, p is the charge
density, q is the magnitude of the electronic charge, n is the electron
concentration, E is the electric field, f. is the permittivity of
silicon, and /* is the electron mobility.
Solving these equations gives
where E is the electric field at the cathode.
c
As J increases, the field at the cathode becomes smaller and
eventually vanishes. This is the current density for which the
current is entirely space charge limited. Solution of the above
equation for the space-charge-limited condition in a device of length L
gives
J , 9 € y ,,2 ,A^
scl =
 8 73 V (4)
* L
As the voltage across the device increases further, the field
across the device eventually becomes high enough that holes are injected
faster than they are trapped. These holes reach the cathode where they
reduce the electron space charge, permitting more electrons to be
injected while the lifetime of holes increases. The process is
regenerative and results in a negative resistance characteristic such as
that illustrated in Figure 6.
Characteristic of this mode of operation is that, at some
current density. Jn. the voltage is a minimum. At current densities
D
above this value, the injection rate exceeds the recombination rate and
space charge builds up again.
Other modes for obtaining a negative resistance exist. One of
these is avalanche injection which can be envisioned as follows.
Consider the same structure as before with the exception that the anode
region is replaced with another n contact. This contact is not capable
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of injecting holes into the device body, so double injection as
described above cannot take place. However, we have shown that, under
the space-charge-limited condition, the electric filed increases with
distance from the cathode, reaching its maximum at the anode. If the
applied voltage is high enough, this field can reach the avalanche
breakdown field for silicon (~ 1.5 E 5 V/cm) and electron/hole pairs
will be created. The electrons will be collected at the positive anode,
but the holes will be "injected" into the device body, leading again to
double injection and negative resistance.
Under some conditions, such as an inhomogeneity in the device
body, another mode of negative resistance operation can take place. The
electric field can be locally concentrated causing impact ionization,
leading again to electron-hole pair production and essentially to
double-injection conditions with negative resistance.
All of these processes which cause a negative resistance
behavior result in current filaments; that is, the majority of the
current flows in stable regions of the semiconductor of which the cross
sectional area is less than the area available for current flow. That
this must be true can be shown by again considering the I-V
characteristic shown in Figure 6. Assume that a device of cross section
A is momentarily biased at the point on the negative resistance part of
the curve labeled X, corresponding to a current density Jy and therefore
to a total current which is AJ . The voltage will tend toward its
minimum value VR where the negative differential resistance becomes
zero, corresponding to stable operation. The current density increases
to the value J^, regardless of whether the total current is allowed to
increase or not. This is accomplished by current flowing through a
smaller cross-sectional area than before. In this condition, the
resistivity of the smaller cross-sectional area is decreased further,
while the resistivity of the rest of the device area increases. The
process continues regeneratively until nearly all the current flows
through the highly conductive filament, while the remainder of the
current flows through the rest of the device at the much lower current
density J« .
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Figure 6. Negative resistance in a (DI) diode.
The implications of this mode of operation of negative
resistance devices is that, although it is convenient to assume the
entire cross sectional area of a device as available for current flow
and for efficient heat removal, this assumption is optimistic and the
thermal characteristics of negative resistance devices are more complex.
3.2.1 High-Voltage (DI)2 Switching Circuit
It would be desirable to have a high-power device which switches
from a low-conductivity OFF state to a high-conductivity ON state in
2
response to a triggering signal. The (DI) diode that was described
above, of course, is not triggerable but could still find use in a high-
voltage switching circuit as described below.
2
The response of one particular (DI) diode is shown in Figure 7.
This oscillograph shows the voltage and current waveforms resulting from
the application of a 400 V, 300 microsecond pulse to a deep-impurity,
double-injection device. Because 400 V exceeds the threshold voltage of
this particular device by only a small amount, the switching transition
in this case is slow (about 50 microseconds); the oscillograph clearly
shows the delay time, the switching process, and the high-current, low-
voltage ON state of the device.
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Note that the snitching process in this device is initiated by
the application of a voltage pulse; there is no third terminal to
trigger the switching action.
Such a device can be used, along with a triggerable thyristor,
in a high-voltage switch. The high-voltage capability is achieved
through connecting several deep-impurity, double-injection devices in
series with each other and with another, triggerable high-voltage device
such as a thyristor. The triggerable device can be operated near ground
potential in order to avoid insulation problems in the triggering
circuit. The scheme is shown in Figure 8.
In operation, high voltage from a source such as a pulse-forming
network would be applied across the high-voltage switch. This voltage
would be near, but less than, the combined threshold voltages of the
deep-impurity, double-injection de'vices; the current flowing through
these devices would therefore be small. Equal voltage sharing between
the deep-impurity, double-injection devices and the thyristor can be
0-9. 9lOOA6l
HlQh „
Voltage
^
\
r
7
1
7
1-
| Snubber |
1 1
1 1
V7
Thyrlslor
Gate <
Trigger
Load
Figure 8. Schematic representation of a high-voltage switch
using deep-impurity, double-injection devices along
with a separate, triggerable thyristor.
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accomplished through a resistive network in parallel with the high-
voltage devices.
Triggering the thyristor ON causes the voltage across each of
the deep-impurity, double-injection devices to increase to the threshold
value, causing them to switch to the high-current, low-voltage mode, and
the entire high-voltage switch switches to the ON condition, sending a
high-current pulse through the load.
Because there is no method of turning the switch OFF, it will
continue to conduct current as long as a sufficient voltage is
maintained by the voltage source. This is the conventional mode of
operation of thyristor circuits.
The advantages of this type of high-voltage switch over
conventional high-voltage thyristor strings are:
a) Since only one of the devices in the series string requires
a triggering signal, the difficulties inherent in sending
trigger signals to those devices that axe at high potentials
relative to ground can be avoided.
b) Because the switching of one device in a series string
automatically causes other devices in the string to switch
without the necessity of simultaneously applying trigger
signals to each device in the string, a high degree of
switch reliability is obtained.
c) Deep-impurity, double-injection devices are, at least in
principle, easy to fabricate since they do not require high-
voltage p-n junctions. The ease of fabrication can be
expected to provide cost savings compared to the fabrication
of high-voltage thyristors.
d) Deep-impurity, double-injection devices can be made as
lateral devices on a semiconductor wafer, thus avoiding the
difficulties associated with double-sided diffusions and
metallization required with high-voltage thyristors. It
would even be possible to series connect several deep-
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impurity, double-injection devices on a single wafer instead
of separating them for individual packages as is required
for high-voltage thyristors.
Since other investigations have shown that silicon deep-
impurity, double-injection devices are capable of operating at higher
temperatures (over 400*0), then those permissible for thyristor
operation (125°C), such a high-voltage switch might be useful in certain
high-temperature applications where conventional silicon devices cannot
be used. It has also been shown that silicon deep-impurity, double-
injection devices continue to operate normally after exposure to high
doses of nuclear radiation (in excess of 100 mega-rads total dose).
This characteristic would permit the use of deep-impurity, double-
injection switches in applications involving nuclear fission or fusion
reactors and in military or space applications.
2
3.2.2 Background of (DI) Phenomena
Murray A. Lampert is given credit as the man who first described
the phenomena which could be ascribed to traps and space-charge-limited
current in solids. His work is summarized in a comprehensive book which
he co-authored.
2
Most of the interest in the practical applications of (DI)
devices has come from the work of a group headed by Professor H. Thurman
Henderson at the University of Cincinnati. Students under
Dr. Henderson's guidance have investigated an amazing variety of
semiconductor devices based upon the principles of deep-level-
2
compensated semiconductors and (DI) . Some possible applications of
these devices have been shown to be in the areas of gas flow metering
and magnetic field sensing as well as in current switching. A
sophisticated computer-modelling program was developed for the analysis
2 2
of (DI) behavior. In view of the complex characteristics of (DI)
devices, this computer simulation has been the most reliable source of
e. "Current. Injection in Solid*," Murray A. Lampert and Peter Hark,
Academic Pre««, New York (1B7O).
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information relating to the characteristics of these devices.
Another worker in the field, Dr. W. T. Joyner of Hampden-Sydney
College, has performed valuable work in the areas of radiation and
2temperature tolerance of (DI) devices. He has reported that a total
dose of 800 megarads (Si) causes only a 10-15% change in the threshold
2
voltage, holding voltage, and leakage current of (DI) devices, and that
further irradiation results in very little further change.
3.2.3 Device Design
3.2.3.1 Computer Models
3.2.3.1.1 Basic Program. A simple computer program was written
to illustrate some of the time-dependent characteristics of electron
injection into a perfect insulator. The perfect insulator is a fairly
2
good approximation to a (DI) diode which has been heavily doped with
gold to a high-resistivity state, in which the electron traps are filled
so that further trapping of injected electrons can be neglected.
For purposes of these illustrative calculations, the diode was
divided into five to fifty physical segments along the device length and
the injection of a constant current was modelled as a fixed number of
electrons entering the first physical segment during each short time
interval, dt. Dr. Dennis Whitson of the University of Pennsylvania at
2
Indiana, who previously worked on the NASA-sponsored (DI) program,
consented to review the model and the results. He believes it is
accurate in its present form and for the physical constraints assumed in
the analysis.
The program was written to calculate the electric field and the
injected electron concentration throughout the body of the device as
well as the anode voltage as a function of time. Steady-state operation
was taken to be that condition where the electron current flowing out
the anode connection was at least 99% of the electron current being
injected into the cathode contact. Those computational parameters which
limit the accuracy of the calculations are the number of sections into
which the device is divided and the time increment employed between
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successive calculations. Surprisingly, the choice of these parameters
was not crucial, as is shown in the set of representative calculations
in Table 5.
It can be seen from Table 5 that the values of the terminal
voltage are not much different whether 5 or 20 sections of the device
are used in the calculations and whether the time interval is taken to
be 1 E -10 or 1 E -11 seconds. The program that was used for these
calculations and other tabulated results are recorded in the Appendix.
TABLE 5
INJECTION INTO INSULATING SILICON
(Sudden drift approximation- No donors-or acceptors. No hole current.
Electron mobility = 1248 cm /V-sec. No diffusion current. Iteration
performed until current out > .99 of current in.)
AS A FUNCTION OF NUMBER OF SECTIONS AND dfc
I = 1 A, L = 0.1 cm, AREA = 1 cm2
SECTIONS
5
20
A
1E-09
1E-10
1E-11
1E-09
1E-10
IE- 11
TIME
1.70E-08
2.08E-08
2.13E-08
6.00E-09
1 . 61E-08
1.76E-08
FIELD
7.74E3
1.08E4
1.11E4
3.24E3
1.07E4
1.18E4
VOLTS
2.82E2
3.82E2
3.92E2
1.33E2
3.65E2
3.96E2
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From calculations such as the above, the correct relationship
among voltage, current density, and device length is obtained, i.e.,
V2J = C ¥3 (5)
Such a relationship can be used to calculate that, e.g., for a
2
switch which is 1 mm in area and is to have a threshold voltage of
o
10,000 V while conducting only 50 mA (current density of 5 A/cm ), as is
described in one of the Spec-goals, a device length of 0.5 cm is
required.
3.2.3.1.2 Shieh's Program. A much more complete, rigorous, and
sophisticated computer model was the subject of T. J. Shieh's Ph.D.
thesis at the University of Cincinnati. Shieh considered all relevant
modes of carrier generation and recombination as well as electrode
effects in his analysis.
2Although analytical descriptions of the behavior of (DI)
devices have been widely published, they are based upon simplifying
assumptions that may mask the real device behavior. Therefore, the best
2
source of information on the capabilities of gold-doped silicon (DI)
devices is Shieh's computer simulations. Results from some of these
simulations are used later in this report.
3.2.3.2 Previous Devices
2
In previous Westinghouse investigations of (DI) principles and
applications, several different types of devices were fabricated. These
are reviewed below.
o
3.2.3.2.1 Vertical Devices. A vertical (DI) device is the
most similar to the high-power thyristor; i.e., anode and cathode
contacts are formed on opposing faces of a silicon wafer, as illustrated
in Figure 9.
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Figure 9. Schematic bf a vertical (DI) device.
Advantages of this design include a minimization of edge and
surface effects; however, such a device is difficult to manufacture
because it depends upon 'through-the-wafer" mask alignments to form the
opposing electrodes, and a third electrode for gating purposes would be
difficult to incorporate. Other disadvantages arise from the large
cross-sectional area available for current flow, while the area
available for heat sinking remains small. The importance of this is
discussed later under thermal considerations.
3.2.3.2.2 High-Voltage Planar Square Devices. During previous
investigations, several wafers of the design called the "High-Voltage
Planar Square* were completed and tested while others were partially
processed. In this investigation, those partially processed wafers were
completed through the fabrication process and the devices were tested.
The High-Voltage Planar Square design includes a large number of devices
on a single wafer. Some of these devices were designed as diodes, some
as injection gate transistors, and still others as MOS gate transistors.
A drawing showing the metallization pattern of a wafer of these devices
is shown in Figure 10.
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Figure 10. Metallization pattern for the High-Voltage
Planar Square Devices.
2
Drawings of the masks for the High-Voltage Lateral Square (DI)
devices were reviewed, and the relevant dimensions of devices defined by
these masks were recorded for future reference. These dimensions are
included in Table 6 of this report for purposes of reference and
documentation. The meanings of the dimensions are illustrated in the
accompanying sketch (Figure 11).
The complete mask set for the High-Voltage Planar Square design
consists of 11 different masks which can be used in different
combinations in order to form different devices.
The first mask to be applied to wafers defines the boron
diffusion and it can be either:
Mask #1, which defines the boron diffusion for those wafers on
which the transistors will have MOS gates only, or
Mask #2, which defines the boron diffusion for wafers on which
the transistors will have boron injection gates where
the injection gate length is to be 60 /im, or
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cA Boron Width
B Boron Length
C Boron/ Boron Distance
D Phosphorus Width
E Phosphorus Length
F Gap for Boron
G Phos/Phos Distance
H Width/Distance (D/G)
I Gate Length
J Gate Width
K Gate to Diffusion Distance
L Window Width
M Window Length
Figure 11. Dimensions of a High-Voltage Planar Square device.
Mask #3, which defines the boron diffusion for wafers on which
the transistors will have boron injection gates where
the injection gate length is to be 120 /lm.
Mask #4 is the second mask to be applied and is the phosphorus
diffusion mask. This mask is the same for all transistor designs.
The third mask to be applied is used only for wafers on which
the transistors are to have MOS gates. It is either:
Mask #5, which opens gate windows for MOS gates that are 60 /im
long, or
Mask #6, which opens gate windows for MOS gates that are 120 (im
long.
The fourth mask to be applied opens the windows for metal
contact. It is either:
Mask #7 for anode and cathode contact to wafers with MOS gate
transistors, or
Mask #8 for contact to anode, cathode, and injection gate for
wafers with injection gates of 60 /fm length, or
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Mask #9 for contact to anode, cathode, and injection gates for
wafers with injection gate lengths of 120 fan.
The fifth mask to be applied defines the metal pattern. It is
either:
Mask #10 for wafers on which the transistors have either
injection gates or MOS gates with lengths of 60 pm, or
Mask §11 for wafers on which the transistors have either
injection gates or MOS gates the length of which is
120 /tin.
When the above masking options are combined with the various
device dimensions that are defined on each wafer, and considering that
there are many variations and options in starting material, the method
of introducing deep levels, and the concentration of deep levels in each
wafer, an overwhelming variety of devices can be produced.
3.2.3.3 Planar Annular
3.2.3.3.1 Transistors and Diodes. The principle device design
investigated in this program has been a planar annular design. Features
of this design are that one electrode (usually the emitter) is a circle
which can be completely surrounded by a ring gate in close proximity to
that electrode. The other electrode is also in the shape of a ring so
that there are no edge effects to be considered. A drawing
representative of this design is shown in Figure 12. In addition to
transistors and diodes, several test structures consisting of resistance
contacts and capacitor structures are included in the mask set. These
structures and their use are discussed later.
The emitter and collector each can be any of seven types:
A solid shape formed during the first diffusion (normally
boron).
A solid shape formed during the second diffusion (normally
phosphorus).
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Figure 12. Representative planar annular (DI) transistor.
Shieh electrode with the first diffusion surrounded by the
second diffusion.
Reverse Shieh electrode with the second diffusion surrounded by
the first diffusion.
Separate dots formed by the first diffusion.
Separate dots formed by the second diffusion.
Shieh electrode dots.
The gate can be any of four types:
A ring formed by the first diffusion to make an injection gate.
A ring formed by the second diffusion to make an injection gate,
A ring formed by the first and second diffusions to make a Shieh
injection gate.
A depletion mode MOS gate.
An enhancement mode MOS gate.
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Other rules that govern the device design are:
All "circles" are in reality 36-sided polygons.
All emitters are of 775 /im outside radius.
All collectors have an outside radius 60 /im greater than the
inside radius.
All depletion, enhancement, and simple injection gates are 20 /im
long.
All injection gates and depletion gates begin 20 /im from the
emitter edge.
All normal Shieh electrodes have a 20 /im long, second diffusion
ring on the channel side; a 10 /im space; a 20 /im long, first
diffusion ring; and a 10 /im space (the rest of the electrode is
formed by the second diffusion).
All Shieh injection gates are 80 /im long, consisting of 20 /im of
the second diffusion, a 10 /im space, 20 /im of the first
diffusion, a 10 /im space, and 20 /im of the second diffusion.
Reverse Shieh electrodes and gates interchange the positions of
the first and second diffusions.
All simple dots are 40 /im long (radially) and 20 /im wide.
All Shieh dots are a 20 /im .square of the first diffusion
surrounded by a 10 /im space and a square of the second diffusion
(the outside dimension of this square is 80 /im).
Test capacitors have a 775 /im radius and overlap the contact
diffusion by 20 /im. The Shieh and reverse Shieh contacts for
capacitors have a 60 /im vide inner ring and the capacitor
overlaps this ring by 20 /im.
3.2.3.3.2 Dot Electrodes. The purpose of using dots and Shieh
dots as emitters and collectors in some of the transistors was to
2
evaluate the importance of filament current in (DI) devices.
Presumably, a current filament must have a minimum cross-sectional area
in order to be stable. If the electrodes are of this size or smaller,
then the formation of current filaments would not be possible, and more
predictable operation might result. The dot contacts also can be
expected to improve self-heating effects in devices.
37
3.2.3.3.3 Capacitors. Capacitors using the gate oxide as a
dielectric were incorporated into the design to serve as test structures
to determine conductivity type, should it become necessary. The wafer
contact for the capacitors can be either from the first diffusion, the
second diffusion, or of the Shieh type in order to make certain that an
ohmic contact would be available on any wafer.
3.2.3.3.4 Resistivity Monitors. Three sets of diffused contact
regions are incorporated into the mask in order to allow resistivity
measurements on unmetallized wafers. Each set consists of two 1 mm x 10
mm rectangles formed by the first and second diffusions so that ohmic
contact will be made regardless of whether the wafer is n-type or
p-type. The rectangles are separated by 1 mm.
The function of the resistivity test patterns in the mask set is
to permit the wafer resistivity to be monitored during the gold
diffusion processes. At the gold diffusion step, these diffused regions
are bare silicon and can be contacted by probes.
A major difficulty encountered in these studies has been the
four-point probe measurement of silicon which has attained high
resistivity due to the compensating effects of substitutional gold. The
difficulty arises from the extremely high contact resistance at the
probe tips which requires a very high impedance voltmeter for
measurement. Although a conventional four-point probe tester was
modified to use very high-impedance voltmeters, the high impedance of
the system made it very sensitive to electrical noise in the constant
current supply. Diffused'contact regions are incorporated into the mask
set in order to enable more accurate measurement of completed or
partially completed wafers during the gold diffusion process.
The design of the diffused regions is such that, at the
measurement voltage, any space-charge-limited injected current will
always be less than the ohmic current, even for intrinsic silicon. The
space-charge-limited current density is given by
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2
which, for these structures (L = 0.1 cm) is approximately 3 E -5 A/cm
with 5 V applied. The minimum ohmic current density (for "intrinsic"
2
N-type silicon) would be approximately 2 E -4 A/cm , a value
sufficiently greater than the injected current such that it can be
assumed that only ohmic current is being measured as long as the
measuring voltage is reasonably low.
A summary of the features of each device and test pattern in the
mask set is given in Table 7.
3.2.3.4 Design for Low Holding Voltage
As a result of discussions during the May 11, 1987, coordination
meeting at NASA/Lewis, increased attention was paid to the holding
2
voltage of (DI) devices. In order to develop an investigation scheme
of the holding voltages, the computer-modeling data of Shieh (along with
some additional unpublished data by N. K. Win) were tabulated along with
some derived quantities and are listed in Table 8.
In this table:
Column 1 ("PHOS") lists the shallow donor used in the device
modeling.
Column 2 ("GOLD") lists the gold concentration.
Column 3 ("GOLD/PHOS") lists the ratio of gold concentration to
shallow donor concentration.
Column 4 ("LENGTH") is the distance, in /Jm, between the anode
and cathode of the modeled device.
Column 5 ("RESISTIVITY") is the estimated resistivity (from
Bullis' graph) of the'compensated silicon.
Column 6 ("Vt") is the threshold voltage near 300°K predicted by
the computer model.
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TABLE 7
FEATURES OF THE DEVICES AND TEST STRUCTURES
OF THE PLANAR ANNULAR DESIGN
NO. EMITTER COLLECTOR E-C GATE
DIFFUSION DIFFUSION SPACE
i a
2 a
3 S.
4 2
S BHIEH
6 SHI EH
7 BHIEH
a SHIEH
9 SHIEH
1O SHIEH
11 SHIEH
13 SHIEH
13 SHIEH
14 SHIEH
IS SHIEH
16 SHIEH
17 SHIEH
IS SHIEH
19 SHIEH
SO SHIEH
SI
22
S3
24
23
SB
37
sa
29
30
31
32
33
34
33
36
37
38
DOTS
'DOTS
.DOTS
DOTS
"DOTS
.DOTS
_DOTS
"DOTS
39 SHIEH_DOT
4O SHIEH_DOT
*i SHIEH"DOT
42 SHIEH DOT
43 SHi£H~Dor
44 SHIEH~DOT
45 SHIEH^OOT
46 SHIEH DOT
47 3
48 2
49 2
so a
51 2
S2 2
33 2
34 2
35 S
56 2
57
58
2
Z
2
2
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
SHIEH
2
Z
Z
Z
2
2
2
2
2
Z
2. DOTS
Z DOTS
S"DOTS
2 DOTS
2"DOTS
2.DOTS
2_DOTS
SCOOTS
SHIEH DOT
SHIEH DOT
SHIEH DOT
SHIEH DOT
SHIEH DOT
SHIEH.DOT
SHIEH_DOr
SHIEH"DOT
2
2
2 .
Z
2
2
2
S
2
2
2
2
59 GATE OXIDE CAPACITOR
60 GATE OXIDE
61 GATE OXIDE
62 GATE OXIDE
63
64
65
66
67 REV_SHIEH
66 REV "SHI EH
69 REVISHIEH
7O REV_SHIEH
71 REV'SHIEH
72 REV.SHIEH
73 i; DOTS
74 Z DOTS
75 2 DOTS
76 £_DOTS
77 1 BARS
78 2~BRRS
79 BARS
80 2 BARS
81 BARS
as s BARS
CAPACITOR
CAPACITOR
CAPACITOR
2
2
Z
2
REV.SHIEH
REV^SHIEH
REV^SHIEH
REV'SHIEH
REV SHIEH
REV.SHIEH
2_DOTS
2_DOTS
Z DOTS
2-DOTS
1-BARS
2 BARS
1-BARS
Z BARS
1-BARS
3 BARS
16O
16O
160
64O
160
16U
16O
16O
64O
64O
20
16O
160
16O
64O
640
16O
64O
640
40
SO
16O
16O
16O
640
64O
160
640
640
40
20
160
ISO
160
160
640
640
4O
30
16O
160
160
16O
640
64O
40
2O
160
ISO
160
640
640
16O
640
640
4O
2O
160
TO
TO
TO
TO
160
64O
64O
4O
160
160
16O
160
64O
640
16O
16O
16O
640
10OO
1OOO
1000
10OO
1000
10OO
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
ENHANCE
DEPLETE
SHIEH
1
1
2
2
SHIEH
DEPLETE
ENHANCE
ENHANCE
DEPLETE
SHIEH
1
1
2
Z
Z
DEPLETE
ENHANCE
ENHANCE
DEPLETE
SHIEH
1
2
SHIEH
DEPLETE
ENHANCE
ENHANCE
DEPLETE
SHIEH
1
2
SHIEH
DEPLETE
ENHANCE
ENHANCE
DEPLETE
SHIEH
1
1
2
2
SHIEH
DEPLETE
ENHANCE
NONE
NONE
DIFFUSION 1
DIFFUSION 2
SHIEH
REV.SHIEH
NONE
NONE
NONE
NONE
DEPELETE
SHIEH
1
2
SHIEH
DEPLETE
SHIEH
1
Z
SHIEH
TOP LEFT OF
TOP RIGHT OF
MIDDLE LEFT
MIDDLE RIGHT
BOTTOM LEFT
BOTTOM RIGHT
WAFER
WAFER
OF WAFER
OF WAFER
OF WAFER
OF WAFER
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Column 7 ("Vh") is the holding voltage (when available)
predicted by the computer model.
Column 8 ("Vt/Vh") is the ratio of the predicted threshold
voltage to the predicted holding voltage.
Column 9 ("JOVt") is the predicted current density at the
threshold voltage (where available).
Column 10 ("JQVh") is the predicted current density at the
holding voltage (where available).
Column 11 ("POVt") is a relative number related to the
calculated dissipated power in the device at the
threshold voltage (the product of the threshold voltage
and the current density at the threshold voltage).
Column 12 ("PfiVh") is a relative number related to the
calculated dissipated power in the device at the
holding voltage (the product of the holding voltage and
the current density at the holding voltage).
Column 13 ("P/VOLT") is a relative number which is related to
the power dissipated in the device in the resistive
regime below the threshold voltage (the reciprocal of
the estimated resistivity).
The last nine lines in Table 8 represent modeling of devices
with a gold concentration gradient; column 5 gives the values of the
gradient instead of the compensated resistivity.
Since many of the numbers contained in these tables were
estimated from graphic representations of the computed data, the
accuracy of the absolute values of the numbers are merely moderate.
However, from the tabulated data it is possible to deduce some of the
2
factors that will affect the holding voltage of (DI) devices, and it is
possible to evaluate how some other parameters are simultaneously
affected.
First, it is obvious that the lower threshold voltages are
obtained from the shorter devices (e.g., see lines 1, 2, 3, 4, and 6 in
Table 8). The shorter devices also have lower threshold voltages and
lower ratios of threshold voltage to holding voltage. The shorter
devices have lower current densities at the threshold and holding
voltages.
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Secondly, lines 5-11 in Table 8 on page 41 indicate that lower
holding voltages are obtained with lower gold/phosphorus ratios (lower
compensated resistivities). At the same time, the threshold voltages are
lower and the ratio of threshold voltage to holding voltage is fairly
constant. The current densities are lower for the lower gold/phosphorus
ratios.
Thirdly, lines 7-14 in Table 8 on page 43 show that lower
holding voltages are obtained with higher resistivity starting material
when the gold/phosphorus ratio is maintained at a constant value.
Simultaneously, the threshold voltage, the ratio of threshold voltage to
holding voltage, and the current densities become lower as the starting
material resistivity is increased.
In summary, those device and material parameters (within the
ranges that have been modelled) that will tend to give the lowest
holding voltages are (a) short devices, (b) low gold-to-phosphorus
ratios, and (c) high-resistivity starting material. At the same time,
threshold voltage, ratio of threshold voltage to holding voltage, and
current densities are also predicted to be lower. Of these, the lower
threshold voltage appears to be the most serious loss in terms of the
design of a practical device.
The following device design is proposed for achieving low
holding voltage while preventing the device from switching at low
threshold voltages: starting material of approximately 10 ohm-cm
(5 E 14 phosphorus/cc), compensated with 1 E 15/cc gold to increase the
resistivity to approximately 20,000 ohm-cm; N injection gate close to
and completely surrounding a P anode, and an N cathode approximately
100 /im distant from the anode. These parameters (except for the
injection gate) are the same as those in line 6 of Table 8 on page 41,
which predict a holding voltage of 3 volts and a threshold voltage of
5.5 volts.
This device without a gate would switch ON at a very low
negative cathode voltage. It is proposed that the N gate be biased a
few volts positive (reverse biased) with respect to the anode, which is
considered to be ground. Under this condition, all electron current
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injected at the cathode would be removed at the gate, and the anode
would be prevented from injecting holes. This would allow a high
negative potential to be applied to the cathode without resulting in
double-injection switching.
Switching to a low-resistance state could be initiated by
reducing the gate potential to zero or below, allowing electron current
to flow to the anode and allowing holes to be injected. Presumably, the
device, once ON, could be turned OFF by again applying a positive
potential to the gate. In order to do this, the gate supply would have
to be capable of drawing a fairly high current, comparable to the device
ON current, for a short period of time. The proposed device structure
is illustrated in Figure 13.
In order to calculate some operating parameters of the proposed
device, we assume an anode perimeter of 3.14 mm, anode-to-gate spacing
of 10 (tm, gate width of 10 ftm, and anode-to-cathode spacing of 100, 200,
and 300 pm (which includes the 10 /im gate). We have further assumed
Dwg. 9395A88
Fig. 1-Gates ( DI) device
Figure 13. Gated normally on (DI) device.
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that the appropriate currents effectively flow only in 20 /<m of silicon
near the device surface and that the holding voltage and the current
densities are the same as those for the non-gated device of lines 1, 2,
and 6 in Table 8 on page 41.
The operating parameter of principal interest is the current
which must flow through the gate in order to prevent electrons from
reaching the anode. This current consists of ohmic current flowing from
the cathode to the gate, space-charge-limited current injected from the
cathode to the gate, and leakage current flowing in the reverse-biased
anode junction.
The ohmic current for this device will be given by
T _ 1LA
 v r7\
•"ohrnic ~ p i ( }
where w is the width of the channel, £. is the distance from cathode to
gate, d is the depth of effective current flow in the device, and V is
the potential difference between cathode and gate. The leakage current
flowing in the reverse-biased junction will be much less than one .
milliampere, according to a graph in Shieh's thesis.
The space-charge-limited current will be
I , = w d | e e u - ^ (8)
scl 8 o r «3 v '
and the major component of the gate current will be the space charge
limited current. In some cases, this current will be higher than the
anode-cathode current when the device switches ON.
Table 9 lists some of the calculated parameters of the proposed
series of devices, assuming a gate potential of +5 V with respect to the
anode.
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TABLE 9
CALCULATED DEVICE CHARACTERISTICS
OF THE GATED, NORMALLY ON (Dir DEVICE
ANODE-
CATHODE
SPACING
(lo)
100
200
300
AVERAGE CATHODE- CATHODE-
CHANNEL GATE GATE
WIDTH SPACING POTENTIAL
G») 0*) (V)
3460 80 505
405
305
205
105
55
3770 180 505
405
305
205
105
55
4080 280 505
405
305
205
105
55
CATHODE-
GATE HOLDING
SCL CURRENT VOLTAGE
(•A) (V)
311.0 3
200.0
113.0
51.2
13.4
3.7
42.3 13
27.2
15.4
7.0
1.8
0.5
16.7 35
10.7
6.1
2.8
0.7
0.2
ON-STATE
CURRENT
(mA)
27.7
60.3
106.0
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4. THERMAL CONSIDERATIONS
Up to this point, we have alluded to the importance of designing
for the removal of heat from the device, but have not yet described the
problem quantitatively. This section presents some calculations of the
importance of power dissipated as heat.
4.1 10 kV DEVICES
Thermal problems are most severe for high-voltage devices since
they will naturally have high power dissipations. In this program,
devices with threshold voltages as high as 10 kV have been considered,
and these high-voltage devices are described first.
4.1.1 Vertical 10 kV Devices
Vertical devices, as described in an earlier section, are most
like conventional high-power thyristors. They present special
2difficulties when implemented as (DI) devices because of the difficulty
in fabrication (requiring through-the-wafer mask alignment) and in
finding a way to make a gate contact. The following calculations show
the severity of the thermal problems with high-voltage, vertical
devices.
Consider a high-voltage switch made from gold-compensated n-type
silicon which is in the shape of a cube. Electrodes are at opposing
faces of this cube. This would be the equivalent of a mesa structure
device. It is enlightening to perform some calculations on the thermal
characteristics of this device while it is in the OFF state near its
threshold voltage. The ohmic leakage current is given by
I =- = --
resistive R p L
49
where R is the device resistance, p is the resistivity, A is the cross-
section area, and L is the length of the device. The power dissipated
in the device is
Y?
R
The heat capacity of the device is
C = Volume • Density • Specific Heat (13)
where the density will be taken to be 2.33 g/cc, and the specific
heat will be taken to be 0.7 J/*C. If there is no path for heat to
leave the device, its temperature will rise when voltage is applied.
The adiabatic rate of rise of temperature in the device is
dT/dt = P/C (14)
But let's assume that one electrode of the device, consisting of
one face of the cube, is attached to a heat sink that will maintain the
temperature of that electrode at a temperature of T . Then at steady
state, the temperature of the device at some distance y from the
electrode can be found by integrating
dT/dx =
where 1.5 W/cm-*C is the thermal conductivity of silicon (at 300*K), A
is the area, and t is the total device thickness.
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This gives
If our device is truly a cube, it will have four sides, each
consisting of a rectangle. These sides must be passivated in some way
so that surface-charging effects are not caused by ambient conditions.
The most effective method of passivating silicon surfaces is by the
growth of thermal oxide on the surfaces. The thermal oxide will contain
some amount of positive fixed charge. If the oxide is carefully grown
on these sides, and the faces are oriented in the optimum (100) plane,
2then it will be possible to lower the fixed oxide charge to 5 E 10/cm .
Unless this fixed charge is balanced by negative traps, it will be
balanced by an electron accumulation layer in the silicon. The channel
mobility of the electrons in this accumulation layer will be on the
2
order of 600 cm /V-sec. At the threshold voltage, the off-state current
flowing in this accumulation layer will be
I = E n N q W
in IQ (.*•')
= 600 V 5 x 1010 1.6 x 10"ia £
where E is the electric field, /i is 'the electron mobility, N is the
charge density, q is the electron charge, W is the channel width, L is
the device length, and V is the applied voltage. The power dissipation
due to this channel current will be
Channel = * I = 4.8 x lO'6 V2 ! (18)
Another source of leakage current, and therefore off-state power
dissipation, is the space-charge-limited current, which is not
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considered here. We now use these equations to calculate thermal
effects.
The highest resistivity that can be obtained in silicon at room
temperature is 3 £ 5 ohm-cm. If we use this material for a 10 kV diode,
then the resistive leakage current in the off state, blocking 10 kV, is
given by equation (12). We assume now that the actual dimensions of the
device are such that it is a 1 mm cube. For this device,
Resistive = 3'3 x 10~3 A (19>
and the power dissipated in the device is
P = IV = 33.3 W (20)
The heat capacity of the device is given by equation (13) and is
C = 1.63 x 10~3 J/'C (21)
so the adiabatic rate of rise of temperature in the device is given by
equation (14) and is
dT/dt = P/C = 2.04 x 104 °C/sec (22)
which means, for example, that the temperature would rise 200*C in
10 ms.
Now assume that one electrode of the device is attached to a
heat sink which will maintain the temperature of that electrode at a
temperature of T . Then the steady-state temperature of the device at
some distance y from the heat sink is given by equation (16), so the
temperature of the electrode opposite the heat sink (y = 0.1 cm) would
be
T = TQ + 11. TO (23)
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Now assume that the device switches ON and begins to conduct
" 210 A of current (1000 A/cm ). If we wish to maintain the power
dissipation at 33 W or less, then the forward voltage drop of the device
must be 3.3 V or less, meaning that the ratio of threshold voltage to
holding voltage must be at least 3000.
In actual practice, a silicon resistivity of 3 E 5 ohm-cm is
difficult to obtain; a more representative resistivity would be on the
order of 5 E 4 ohm-cm. If this material is used to form the 1 mm cube
device, the power dissipation in the off state would be 200 W, the
adiabatic rate of temperature rise would have been 1.23 E 5*C/sec, and
the temperature of the electrode opposite the heat sink at steady state
would be T + 67°C.
o
Considering now the channel current due to the electron
accumulation layer, given by equation (17),
Channel = °'192 A ™
The power dissipation in the OFF-state due to this channel
current will be 1.02 kW, and the temperature rise at the electrode away
from the heat sink will be 64*C. So it can be seen that the channel
current leakage in a mesa device can be the limiting factor in designing
high-voltage devices.
The channel leakage current can be reduced by increasing the
length of the device, but this is not helpful in removing the heat due
to power dissipation. For example, if the device is made to be 1 mm
square in area, but with with a distance of 1 cm between the electrodes,
the channel current is reduced to 19.2 mA and the power dissipation is
reduced to 192 W. However, because one end of the device is now farther
from the heat sink, the temperature rise at that electrode would now be
6,400°C. Note that this analysis has not considered that component of
off-state power dissipation that would be due to space-charge-limited
current.
We must conclude from this example that because (1) there is
always a positive fixed charge associated with the silicon surface, and
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(2) this fixed charge will induce an electron channel at the surface,
and (3) the power dissipation in the OFF state due to this channel can
be very large, and (4) increasing the electrode-electrode distance
causes a very considerable temperature rise, that the mesa structure is
2
not suitable for (DI) devices designed for high-voltage applications.
4.1.2 Planar 10 kV Devices
o
Analysis of the vertical mesa structure (DI) design shows the
importance of maximizing the area available for heat sinking. The heat
sink area can be increased with respect to the area available for
current conduction by using a lateral design such that the direction of
current flow is parallel to the heat sink.
We now consider the thermal implications of lateral designs and,
as an example, consider designs in which the area available to the heat
sink is held constant while the length and width of the device are
varied. For convenience, we assume silicon is 1 mm thick in the
direction perpendicular to the heat sink plane and to the direction of
current flow.
In this case, we consider two types of material — the first has
a realistic resistivity of 5 E 4 ohm-cm, the second has infinite
resistivity. The third source of leakage current, space-charge-limited
current, is now considered along with resistive current.
The space-charge-limited current density is given by
_ 9 V?
JSCL ~ 8 ^  e
 L3
2
-9 V 2
= 1.47 x 10 —5 A/cm for silicon
L3
The power dissipation for some 1 mm thick, 10 kV devices with
differing lengths and widths but with a constant heat sink area of
o
25 cm are given in Tables 10 and 11.
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TABLE 10
POWER DISSIPATION IN A LATERAL (DI)2 DEVICE
WITH SILICON RESISTIVITY = 5 E 4 OHM-CM
L
(cm)
1.0
2.0
2.5
2.8
3.0
3.2
3.3
W
(cm)
25.0
12.5
10.0
8.93
8.33
7.81
7.57
CURRENT
AREA
(cm2)
2.50
1.25
1.00
0.893
0.833
0.781
0.757
INJECTED
(A/cm2)
147.0
18.4
9.4
6.7
5.4
4.5
4.1
TABLE
INJECTED OHMIC
I
(mA)
367.0
23.0
9.4
6.0
4.5
3.5
3.1
11
I POWER
(mA) (W)
500
125
80
64
55.0
48.8
45.9
8670
1480
894
697
600
523
490
POWER
DENSITY
(W/cm2)
346.0
59.2
35.8
27.9
24.0
20.9
19.6
POWER DISSIPATION IN A LATERAL (DI)2 DEVICE
WITH INFINITE SILICON RESISTIVITY
L
(cm)
1.0
1.5
1.6
1.7
W
(cm)
25.0
16.7
15.6
14.7
CURRENT
AREA
, 2v(cm )
2.50
1.67
1.56
1.47
INJECTED
(A/cm2)
147.0
43.5
35.9
30.0
INJECTED OHMIC
I
(mA)
367.0
72.7
56.0
44.0
I POWER
(mA) (W)
0
0
0
0
3670
727
560
440
POWER
DENSITY
(W/cm2)
147.0
29.1
22.4
17.6
55
The significance of the numbers in the last column, dissipated
power divided by heat sink area, lies in the fact that the thermal
impedance between a semiconductor power device and its heat sink is, in
2 d
optimum cases, approximately 1.0'C cm /W. Therefore, the power
2density in W/cm is numerically equal to the difference in temperature
between the device and its heat sink. From these numbers we see that a
o(DI) device designed for 10 kV threshold voltage should be a lateral
device with an anode-cathode distance of approximately 1.0 cm or more.
4.2 SHIEH'S MODELLED DEVICES
In his Ph.D. dissertation, Shieh used computer simulation to
2
model some of the parameters of (DI) switches. The dependence of these
parameters was calculated as a function of several material properties,
having assumed default values for data such as the electron and hole
trapping properties of the gold impurity and the electron and hole
mobilities in gold-doped silicon. Although he did not explicitly
calculate the power levels and the ratios of threshold voltage to
holding voltage, it is possible to infer from his published graphs what
these values would be. The following tables are based upon such
inferences.
The tabulated values are:
threshold voltage, V. , in volts
threshold current density, J,, in amps per square centimeter
o
holding voltage, V, , in volts
holding current density, J, , in amps per square centimeter
the ratio of threshold voltage to holding voltage, V./V,
dissipated power at the threshold, P, , in watts
dissipated power at holding, P, , in watts
the power density for threshold ?t/V in watts per cc
the power density for holding PL/^  in watts per cc
d. Gh&ndi, p. 8
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These latter two values are important for considerations of
removing heat from the device. The referenced figure numbers refer to
graphs in Shieh's dissertation.
In order for a switch to be able to continuously hold off
voltage in the off state, it must be capable of dissipating the off-
state power. If we assume a planar device made in silicon which is
10 mils (2.54 E -2 cm) thick and in contact with a heat sink in which
the thermal impedance is 1.0*0 per watt per square centimeter, and if we
assume that a 100 degree rise in device temperature is tolerable, then
the maximum off-state power density (P,/V) which can be tolerated is\t
4000 watts per cc of device. Few of the devices modeled by Shieh have
an off-state power density this low.
In order for the switch to be efficient, it should have a high
threshold voltage to holding voltage ratio (V,/V, ). An examination of
Tables 12 through 20 indicates the following for the range of material
parameters and designs modeled by Shieh:
As device length increases, V./V, increases, but Pt/V
increases.
As the gold concentration increases, P./V increases and
V.V, decreases.
As phosphorus concentration increases with Au = 1 E 15,
P./V is approximately constant and V,/V, increases.
As phosphorus concentration increases with Au = 2 E 15,
P./V decreases and V./V, increases.
As phosphorus concentration increases with Au = 2 x the
phosphorus concentration, P,/V increases but V,/V,
. u onincreases.
As COEA increases, Pfc/V increases and V./V, increases.
From the above, it appears that it would be beneficial to
simulate the properties of short devices with higher phosphorus (and
gold) concentrations than were considered by Shieh.
57
TABLE 12
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figure 4.4)
As a function of length L (in /tin), with ND = 5 E 14, Au = 1 E 15
L
200
300
400
500
Vt
50
160
350
600
Jt
4
5
6
6
Vh
15
35
50
130
Jh
80
130
200
230
Vvh
3.3
4.6
7.0
4.6
Pt
200
800
2100
3600
Ph
1.2E3
4.6E3
1.0E4
3.0E4
pt/v
1.0E4
2.7E4
5.3E4
7.2E4
ph/v
6.0E4
1.5E5
2.5E5
1.5E6
TABLE 13
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.6a and 4.6b)
As a function of gold concentration with N.» = 5 E 14 and L = 100 /tin
Au
8.0E14
1.2E15
1.6E15
2.0E15
2.4E15
2.8E15
3.0E15
Vt
4.0
7.5
11.0
15.0
19.5
24.5
27.0
Jt
1.3
2.0
4.0
6.2
10.0
14.0
16.0
Vh
2.5
4.0
6.0
8.0
12.5
15.5
18.0
Jh
25
55
85
130
190
230
250
Vyh
1.6
1.9
1.8
1.9
1.6
1.6
1.5
Pt
5.2
15.0
44.0
93.0
195.0
343.0
432.0
Ph P
62.5
1
2
3
4
220
510
.OE3
.4E3
.6E3
.5E3
1
4
9
2
3
4
t/V
520
.5E3
.4E3
.3E3
.OE4
.4E4
.3E4
ph/v
6.3E3
2.2E4
5.1E4
1.0E5
2.4E5
3.6E5
4.5E5
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TABLE 14
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.7a and 4.7b)
As a function of gold concentration with N~ = 5 E 14 and L = 200 fim
Au
8.0E14
1.0E15
1.2E15
1.4E15
1 . 6E15
1 . 8E15
2.0E15
2.2E15
2.4E15
2.6E15
2.8E15
Vt
44
56
66
78
90
102
112
126
140
154
168
Jt
3.0
4.5
6.0
8.0
9.0
12.0
14.0
16.0
19.0
20.0
25.0
Vh
12
16
20
25
32
39
46
60
75
92
109
Jh
50
75
100
150
200
250
300
390
420
520
610
Vvh
3.7
3.5
3.3
3.1
2.8
2.6
2.4
2.1
1.9
1.7
1.5
Pt
132
252
395
624
810
1.2E3
1.6E3
2.0E3
2.7E3
3.1E3
4.2E3
Ph
600
1.2E3
2.0E3
3.8E3
6.4E3
9.8E3
1.4E4
2.3E4
3.2E4
4.8E4
6.7E4
pt/v
6.6E3
1.3E4
2.0E4
3.1E4
4.1E4
6.1E4
7.8E4
1.EE5
1.3E5
1.5E5
2.1E5
ph/v
3.0E4
6.0E4
1.0E5
1.9E5
3.2E5
4.9E5
6.9E5
1.2E6
1.6E6
2.4E6
3.3E6
TABLE 15
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.8a and 4.8c)
As a function of gold concentration with N~ = 5 E 14 and L = 300
Au
8.0E14
1.0E15
1.2E15
1.4E15
1.6E15
1.8E15
2.0E15
9 9F1 Rft . 4dl. O
9 4F,1 *»& • ^E£J.LO
2RF.1 ^• OElxO
9 P.F1 i\& . oJjXO
3 ftF.15
Vt
140
170
195
220
245
270
295
oneOZO
•JccODO
^twO
A At.
^4O
4BC
Jt
4.5
5.5
6.5
8.0
9.0
10.0
12.0
H A»\J
i c nAO • u
17 ft1 f • U
Oft ft£t\J * W
99 ft
Vh
30
35
50
70
85
110
135
Jh
100
145
200
270
400
500
600
Vvh
4.7
4.9
3.9
3.1
2.9
2.5
2.2
1
1
2
2
3
c
1
pt
630
935
.3E3
.8E3
.2E3
.7E3
.5E3
cpo
. OJjO
cr>o
'
• **I"*O
QpO
•%o£lO
\VA
3
5
1
1
3
5
8
Ph
.OE3
.1E3
.OE4
.9E4
.4E4
.5E4
.1E4
pt/v
2.1E4
3.1E4
4.3E4
6.0E4
7.3E4
9.0E4
1.2E5
i cpci . OCiO
1 flF(\
2 qpc.OEtU
n /\pc
o • UJ!iO
9 ftRK
ph/v
1.0E5
1.7E5
3.3E5
6.3E5
1.1E6
1.8E6
2.7E6
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TABLE 16
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.9a and 4.9c)
As a function of ND with Au = 1 E 15 and L = 200 ftm
ND
5.0E13
6.0E13
8.0E13
1.0E14
2.0E14
4.0E14
6.0E14
8.0E14
\
32
32
32
31
35
48
61
69
Jt
10.0
9.0
8.5
7.5
5.0
4.5
4.5
4.2
Vh
29
28
27
26
22
17
15
14
Jh
75
70
65
60
63
78
88
100
Vvh
1.1
1.1
1.2
1.2
1.6
2.8
4.1
4.9
Pt
320
288
272
233
175
216
275
290
Ph
2.2E3
2.0E3
1.8E3
1.6E3
1.4E3
1.3E3
1.3E3
1.4E3
pt/v
1.6E4
1.4E4
1.4E4
1.2E4
8.8E3
1.1E4
1.4E4
1.5E4
ph/v
1.1E5
9.8E4
8.8E4
7.8E4
6.9E4
6.6E4
6.6E4
7.0E4
TABLE 17
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.10a and 4.10c)
*
As a function of ND with Au = 2 E 15 and L = 200 ftm
ND
5.0E13
6.0E13
8.0E13
1.0E14
2.0E14
4.0E14
6.0E14
8.0E14
1.0E15
1.5E15
1.8E15
Vt
102
101
100
98
98
106
121
136
154
201
194
Jt
40
38
37
35
27
15
11
9
8
6
6
Vh
100
96
90
86
70
52
46
42
39
34
32
Jh
250
245
230
220
220
240
260
350
370
420
500
Vvh
1.0
1.1
1.1
1.1
1.4
2.0
2.6
3.2
4.0
5.9
6.1
Pt
4.1E3
3.8E3
3.7E3
3.4E3
2.7E3
1.6E3
1.3E3
1.2E3
1.2E3
1.2E3
1.2E3
Ph
2.5E4
2.4E4
2.1E4
1.9E4
1.5E4
1.5E4
1.3E4
1.5E4
1.4E4
1.4E4
1.6E4
pt/v
2.0E5
1.9E5
1.9E5
1.7E5
1.3E5
8.0E4
6.7E4
6.1E4
6.2E4
6.1E4
5.8E4
ph/v
1.3E6
1.2E6
1.1E6
9.5E5
7.5E5
7.5E5
6.5E5
7.5E5
7.0E5
7.0E5
8.0E5
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TABLE 20
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.14a and 4.14b)
As a function of COEA, the gold concentration gradient, with COEB = 1 E
15 and L = 300 /im. Nj. is 5 E 14. The gold concentration at the anode is
(1 - COEA)xCOEB; at tfie cathode, it is (1 + COEA)xCOEB.
COEA
0.0
0.1
0.2
0.3
0.4
0.5
0.6
Vt
160
210
275
350
450
590
740
Jt
5.5
4.5
4.0
3.5
3.0
3.0
2.5
Vh
33
32
32
31
31
30
29
Jh
133
135
139
142
146
154
160
v*/v.t» n
4.8
6.6
8.6
11.0
15.0
20.0
26.0
p
t
880
950
1.1E3
1.2E3
1.4E3
1.8E3
1.9E3
Ph
4.4E3
4.3E3
4.4E3
4.4E3
4.5E3
4.6E3
4.6E3
vv
2.9E4
3.2E4
3.7E4
4.0E4
4.7E4
6.0E4
6.3E4
ph/v
1.5E5
1.4E5
1.5E
1.5E
1.5E5
1.5E5
1.5E5
4.3 LOWER VOLTAGE DEVICES
oIt is obvious that power dissipation in high-voltage (DI)
devices must be considered in their design. The following section
o
attempts to present reasonable voltage levels for practical (DI)
designs.
4.3.1 Silicon Devices
It has been shown that power dissipation in high-voltage devices
is a serious problem. A fundamental consideration in the application of
2(DI) devices to high-power circuits is the significant power dissipa-
tion in the OFF state. The power generated by "leakage currents" must
be removed in order to prevent the device from overheating. The
following describes the limitations that off-state power dissipation
impose upon device design and operation.
A typical thermal impedance between the high-voltage junction of
2
a high-power silicon thyristor and its copper heat sink is 1.0°C cm /W.
(This thermal impedance is equivalent to a 4.0 cm thickness of copper, a
1.3 cm thickness of silicon, or a 0.4 cm thickness of GaAs, so it can be
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TABLE 18
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.11a and 4.lie)
As a function of N~ with Au = 2 x JL and L = 200 /tin
ND
3.2E14
4.0E14
5.2E14
6.0E14
7.2E14
8.0E14
9.2E14
1.0E15
Vt
25
38
58
72
95
112
136
155
Jt
1.4
2.2
4.0
5.0
6.1
7.0
7.9
8.0
Vh
10
13
16
20
25
29
34
38
Jh
30
43
82
120
200
250
300
360
Vvh
2.5
2.9
3.9
3.6
3.8
3.9
4:0
4.1
Pt
35
84
232
360
580
784
1.1E3
1.2E3
Ph
300
559
1.3E3
2.4E3
5.0E3
7.3E3
1.0E4
1.3E4
pt/v
1.8E3
4.2E3
1.2E4
1.8E4
2.9E4
3.9E4
5.4E4
6.2E4
ph/v
1.5E4
2.8E4
6.6E4
1.2E5
2.5E5
3.6E5
5.1E5
6.9E5
TABLE 19
COMPUTER-SIMULATED POWER DISSIPATION FACTORS
(Figures 4.12a and 4.12c)
As a function of COEA, the gold concentration gradient, with COEB = 1 E
15 and L = 200 ftm. Nn is 5 E 14. The gold concentration at the anode is
(1 - COEA)xCOEB at the cathode, it is (1 + COEA)xCOEB.
COEA
-0.6
-0.4
-0.2
0.0
0.2
0.4
0.6
0.8
1.0
Vt
17
24
30
55
88
130
170
202
193
Jt
8.5
4.5
4.5
4.5
4.0
3.0
2.5
2.0
2.0
Vh
15
15
15
15
15
15
15
15
15
Jh
57
69
79
82
88
94
96
100
104
Vvh
1.1
1.6
2.0
3.7
5:9
8.7
11.3
13.5
12.9
Pt
145
108
135
248
352
390
425
404
386
Ph
8.5E2
1.0E3
1.2E3
1.2E3
1.3E3
1.4E3
1.4E3
1.5E3
1.6E3
pt/v
7.2E3
5.4E3
6.8E3
1.2E4
1.8E4
2.0E4
2.1E4
2.0E4
1.9E4
ph/v
4.3E4
5.2E4
5.9E4
6.2E4
6.6E4
7.1E4
7.2E4
7.5E4
7.8E4
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appreciated that it is the dominant thermal impedance in common
device/package designs.)
r. J- •
If we assume that we can attain the same thermal impedance in a
o(DI)* device and package, we can calculate the effects of self-heating
for various device configurations and conditions.
2
Power dissipation in a (DI) device in the OFF state is caused
by two "leakage current" components — resistive current and space-
charge-limited (SCL) current. In general, resistive current will
dominate in low-resistivity devices and at low voltages; SCL current
will dominate in high-resistivity devices and at high voltages. In the
following, we consider only very high-resistivity devices in order to
minimize off-state power loss due to resistive currents. Under these
conditions, the SCL current is the limiting parameter at high voltages.
2
As an example, consider th^ e silicon (DI) device in Figure 14.
Its thickness, t, is 0.1 cm (0.04 inches); its width, W, is 1.0 cm; and
its length, L (anode to cathode distance) is 0.5 cm. At an applied
voltage V, the resistive current is
2
Figure 14. Example of a (DI) diode
63
-LRES ~ p L (9)
where p is the bulk resistivity of the silicon. The SOL current is
SCL
9
8
v?Wt o
I6 (10)
where e and /* are the permittivity and electron mobility in silicon (1.0
E-12 F/cm and 1500 cm /V sec). :
The maximum bulk resistivity obtainable in silicon at room
temperature is 3 E+5 ohm cm. Assuming this maximum resistivity for the
device in Figure 14, the leakage currents and power dissipation for
several voltages are shown in Table 21. ,
TABLE 21
LEAKAGE CURRENTS AND POWER DISSIPATION
IN A SILICON 0.5 cm LONG (DI)* DEVICE
Applied
Voltage
(Volts)
100
200
400
800
1600
3200
(The heat
Resistive
Current
(Amperes)
6.67 E-5
1.33 E-4
2.67 E-4
5.33 E-4
1.07 E-3
2.13 E-3
sink area
SCL
Current
(Amperes)
1.35 E-5
5.40 E-5
2.15 E-4
8.64 E-4
3.46 E-3
1.38 E-2
is 0.5 cm .)
Total
Current
(Amperes)
8.02 E-5
1.87 E-5
4.83 E-4
1.40 E-3
4.53 E-3
1.60 E-2
Power
(Watts)
8.02 E-3
3.74 E-2
1.93 E-l
1.12
7.24
51.1
Power/Area
(Watts/cm2)
1.60 E-2
7.48 E-2
3.86 E-l
2.24
14.5
102
Since the thermal impedance between the device and the heat sink
2
was taken to be 1.0*0 cm /W, the numbers in the last column are equal to
the temperature difference between the device and its heat sink. Since
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a 100*C rise in device temperature might seem to be a reasonable upper
limit, calculations were not done for applied voltages that would cause
heating much above that temperature. A decrease in the thickness of the
device would decrease the power dissipation (and therefore decrease
self-heating) since the leakage currents scale inversely as the
thickness. An increase in the anode-cathode spacing of the device would
provide two pow,er dissipation benefits at a given voltage — (1) more
heat sink area would be available for device cooling; (2) less power
would be dissipated since the resistive current scales inversely as the
device length, and the SCL current scales inversely as the cube of the
device length. Changing the width of the device would have no effect on
self-heating since both the heat sink area and the leakage currents
scale directly with the width.
Similar calculations were made for silicon devices with anode-
cathode spacings of 0.1, 0.2, and 1.0 cm. The data are shown in Tables
22 through 24.
4.3.2 GaAs Devices
The resistive current component can be reduced by the use of a
wide bandgap material such as GaAs. The maximum resistivity obtainable
in GaAs is 1 E +8 ohm cm. Devices made in this high-resistivity material
would have negligible resistive leakage currents, but the SCL currents
would be higher than those of silicon because of the higher electron
2
mobility (8500 cm /V sec) of GaAs. Calculated power dissipation data
for GaAs devices with anode-cathode spacing of 0.1, 0.2, 0.5, and 2.0 cm
are given in Tables 25 through 28.
Some of these data points in the regions of interest are plotted
in Figure 15. This plot illustrates the regions for which practical
2(DI) devices might be designed.
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TABLE 22
LEAKAGE CURRENTS AND POWER DISSIPATION
IN A SILICON 0.1 cm LONG (DI)2 DEVICE
Applied
Voltage
(Volts)
10
20
40
80
160
320
640
(The heat
Resistive
Current
(Amperes)
3.33 E-5
6.67 E-5
1.33 E-4
2.67 E-4
5.33 E-4
1.07 E-3
2.13 E-3
sink area
SCL
Current
(Amperes)
1.69 E-5
6.75 E-5
2.70 E-4
1.08 E-4
4.32 E-3
1.73 E-2
6.92 E-2
is 0.1 cm .)
Total
Current
(Amperes)
5.02 E-5
1.34 E-4
4.03 E-4
1.35 E-3
4.85 E-3
1.84 E-2
7.14 E-2
Power
(Watts)
5.02 E-4
2.68 E-3
1.61 E-2
1.08 E-l
7.76 E-l
5.88
45.7
Power/Area
(Watts/cm2)
5.02 E-3
2.68 E-2
1.61 E-l
1.08
7.76
58.8
457
TABLE 23
LEAKAGE CURRENTS
IN A SILICON 0.2
Applied
Voltage
(Volts)
100
200
400
800
1600
Resistive
Current
(Amperes)
1.67 E-4
3.34 E-4
6.68 E-4
1.34 E-3
2.67 E-3
SCL
Current
(Amperes)
2.11 E-4
8.44 E-4
3.38 E-3
1.35 E-2
5.40 E-2
AND POWER DISSIPATION
cm LONG (DI)2 DEVICE
Total
Current
(Amperes)
3.78 E-4
1.18 E-3
4.04 E-3
1.48 E-2
5.67 E-2
Power
(Watts)
3.78 E-2
2.36 E-l
1.62
11.9
90.7
Power/Area
(Watts/cm2)
1.89 E-l
1.18
8.09
59.4
453
*J
(The heat sink area is 0.2 cm .)
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TABLE 24
LEAKAGE CURRENTS AND POWER DISSIPATION
IN A SILICON 1.0 cm LONG (DI)^  DEVICE
Applied
Voltage
(Volts)
100
200
400
800
1600
3200
6400
10000
(The heat
Resistive
Current
(Amperes)
3.33 E-5
6.67 E-5
1.33 E-4
2.67 E-4
5.33 E-4
1.07 E-3
2.13 E-3
3.33 E-3
sink area
SCL
Current
(Amperes)
1.69 E-6
6.76 E-6
2.70 E-5
1.08 E-4
4.33 E-4
1.73 E-3
6.92 E-3
1.69 E-2
2
is 1.0 cm.)
Total
Current
(Amperes)
3.50 E-5
7.35 E-5
1.60 E-4
3.75 E-4
g. 66 E-4
2.80 E-3
0..05 E-3
2.02 E-2
Power
(Watts)
3.50 E-3
1.47 E-2
6.40 E-2
3.00 E-l
1.55
8.96
57.9
202
Power/Area
(Watts /cm )
3.50 E-3
1.47 E-2
6.40 E-2
3.00 E-l
1.55
8.96
57.9
202
TABLE 25
LEAKAGE CURRENTS
IN A GaAs 0.1
Applied
Voltage
(Volts)
10
20
40
80
160
320
Resistive
Current
(Amperes)
1.00 E-7
2.00 E-7
4.00 E-7
8.00 E-7
1.60 E-6
3.20 E-6
SCL
Current
(Amperes)
1.11 E-4
4.44 E-4
1.78 E-3
7.10 E-3
2.84 E-2
1.14 E-l
AND POWER
cm LONG (DI
Total
Current
(Amperes)
1.11 E-4
4.44 E-4
1.78 E-3
7.10 E-3
2.84 E-2
1.14 E-l
DISSIPATION
r DEVICE
Power
(Watts)
1.11 E-3
8.88 E-3
7.12 E-2
5.68 E-l
4.54
36.4
Power/Area
(Watts/cm2)
1.11 E-2
8.88 E-2
7.12 E-l
5.68
45.4
364
~J
(The heat sink area is 0.1 cm .)
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TABLE 26
LEAKAGE CURRENTS AND POWER DISSIPATION
IN A GaAs 0.2 cm LONG (DI)Z DEVICE
Applied
Voltage
(Volts)
100
200
400
800
(The heat
Resistive
Current
(Amperes)
5.00 E-7
1.00 E-6
2.00 E-6
4.00 E-6
sink area
SCL
Current
(Amperes)
1.39 E-3
5.55 E-3
2.22 E-2
8.88 E-2
is 0.2 cm2.)
Total
Current
(Amperes)
1.39 E-3
5.55 E-3
2.22 E-2
8.88 E-2
Power
(Watts)
1.39 E-l
1.11
8.88
71.0
Power/Area
(Watts/cm )
6.94 E-l
5.55
44.4
355
TABLE 27
LEAKAGE CURRENTS
IN A GaAs 0.5
Applied
Voltage
(Volts)
100
200
400
800
1600
3200
Resistive
Current
(Amperes)
2.00 E-7
4.00 E-7
8.00 E-7
1.6 E-6
3.2 E-6
6.4 E-6
SCL
Current
(Amperes)
8.87 E-5
3.55 E-4
1.42 E-3
5.68 E-3
2.27 E-2
9.08 E-2
AND POWER
cm LONG (DI
Total
Current
(Amperes)
8.89 E-5
3.55 E-4
1.42 E-3
5.68 E-3
2.27 E-2
9.08 E-2
DISSIPATION
/ DEVICE
Power
(Watts)
8.89 E-3
7.10 E-2
5.68 E-l
4.54
36.3
291
Power/Area
(Watts/cm )
1.78 E-2
1.42 E-l
1.14
9.08
72.7
581
-J
(The heat sink area is 0.5 cm .)
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TABLE 28
LEAKAGE CURRENTS AND POWER DISSIPATION
IN A GaAs 1.0 cm LONG (DI)^  DEVICE
Applied
Voltage
(Volts)
100
200
400
800
1600
3200
6400
10000
(The heat
Resistive
Current
(Amperes)
1.00 E-7
2.00 E-7
4.00 E-7
8.00 B-7
1.60 E-6
3.20 E-6
6.40 E-6
1.00 E-5
sink area
SCL
Current
(Amperes)
1.11 E-5
4.44 E-5
1.78 E-4
7.10 B-4
2.84 E-3
1.14 E-2
4.55 E-2
1.11 E-l
o
is 1.0 cm .)
Total
Current
(Amperes)
1.12 E-5
4.46 E-5
1.78 E-4
7.11 E-4
2.84 E-3
1.14 E-2
4.55 E-2
i.ll E-l
Power
(Watts)
1.12 E-3
8.02 E-3
7.12 E-2
5. 60 E-l
4.55
36.4
201
1110
Power/Area
(Watts/cm )
1.12 E-3
8.02 E-3
7.12 E-2
5.60 E-l
4.55
36.4
201
1110
100
0.1
100 1000
Vote
Figure 15. Off-state power dissipation per square centimeter for
silicon and gallium arsenide (DI) diodes for various
anode-cathode spacings as a function of voltage.
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5. DEVICE PROCESSING
6.1 STANDARD PROCESS
The standard processing conditions used to fabricate the planar
2
annular (DI) devices is outlined below.
1. Thermal oxidation to mask boron diffusion. Oxide thickness
to be 4600 A. 1100'C, 35 minutes, vet oxygen.
2. Photolithography, mask 1. Etch through masking oxide.
3. First diffusion pre-dep. 980*C, boron tribromide, 40
minutes source, 40 minutes soak. Target 15 ohms/square.
4. First diffusion drive and grow oxide to mask second
diffusion. 1100*C, 40 minutes dry oxygen, 11 minutes wet
oxygen. Target oxide thickness 2470 A.
5. Photolithography, mask 2. Etch through masking oxide.
6. Second diffusion pre-dep. 1050*0, phosphorus oxychloride,
25 minute source, 25 minute soak. Target 15 ohms/square.
7. Second diffusion drive and oxidation. 1100*0, 14 minutes
wet oxygen, 40 minutes dry oxygen. Target junction depths
5.0 fim.
8. Photolithography, mask 3. Etch windows for MOS gate oxide
•5
growth.
9. Oxidation to grow gate oxide. 1000'C, 10 minutes wet
oxygen, 20 minutes dry oxygen. Target oxide thickness of
1000 A.
10. Lap backs of wafers to remove diffusions and thin wafers.
Target to remove at least 10 /<m of silicon.
11. Gold diffusion of wafers. Various conditions and targets.
12. Photolithography, mask 4. Etch contacts to emitters,
collectors, and injection gates.
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13. Metallization, aluminum, vacuum evaporated. Target 4 /tin of
aluminum.
14. Photolithography, mask 5. Define metal pattern.
15. Reactive ion etch aluminum.
16. Wet etch aluminum residues.
17. Sinter metal. 450°C, 30 minutes in hydrogen.
5.2 GOLD DOPING
Gold, as an element which forms the deep levels in silicon, is
the most studied and best understood of the deep-level dopants. It is
for that reason, and the fact that gold is convenient to use, that it
•was used in this investigation.
5.2.1 Previous Methods
Methods of introducing the gold into silicon were investigated
in previous programs. The most widely used method (as employed for
lifetime killing in fast switching power devices and integrated
circuits) has been to coat the bare silicon surface with a thin film of
gold deposited either by vacuum evaporation or by a wet chemical
displacement reaction, heat the wafers for a specified period of time at
a particular temperature in order to diffuse the gold into the silicon
wafer, and then remove unreacted gold from the wafer surface. This
method causes a molten silicon-gold eutectic to form at the gold-silicon
interface as gold diffuses into the silicon wafer. Subsequent removal
of the gold-silicon system remaining on the wafer surface is often
difficult, leaving a stained surface of uncertain composition.
This method has been found useful in creating fast-switching
devices in which the desired gold concentration is on the order of
1 E 12 to 1 E 14 per cubic centimeter, and where it is not required that
the gold be uniformly distributed throughout the silicon wafer. This
2
method was used in previous (DI) investigations but was found to be
difficult to control.
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2
A new method was investigated in a previous (DI) program in
which the wafer to be gold doped was placed in a furnace with an inert
atmosphere and in close proximity to another "gold-source" silicon wafer
that had been previously coated with gold. This method appeared to give
better control over the gold-doping process but was very sensitive to
the previous history of the gold-source wafer. All methods of gold
doping of silicon have been based mostly upon empirical data and have
not always been satisfactory.
6.2.2 Kickout Mechanism
A series of papers published in 1980-1984 [1-12] has clarified
the mechanism of gold diffusion in silicon and has enabled a more
rational approach to the process. This mechanism has implications for
2
the processing of gold-doped (DI) devices.
The qualitative characteristics of gold diffusion in silicon are
now believed to be as described below. In this description, X.
represents an atom in an interstitial site, X represents an atom in a
s
substitutional site, X " represents the equilibrium concentration of X,
I is a silicon interstitial, and V is a silicon vacancy.
The correct qualitative description of the silicon-gold system
is now believed to be:
a) The diffusivity of interstitial gold is much higher than the
diffusivity of substitutional gold.
b) The solid solubility of substitutional gold is much greater
[1-8,10-12] or less [9] than the solubility of interstitial
gold.
c) Interchange between gold in substitutional sites and gold in
interstitial sites proceeds through a "kickout" mechanism
involving a silicon self-interstitial,
Au. = Au + I (26)i s v '
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instead of by a dissociative mechanism involving a silicon vacancy as
bad been previously believed:
Au. + V = Au (27)i s v '
d) Only tbe gold in substitutional sites is electrically active.
The diffusion of gold into defect-free silicon (no internal
sources or sinks of self interstitials) can then be described as
follows:
1) Gold (presumed to be from an infinite source such as an
evaporated film on the silicon surface) diffuses rapidly
throughout the crystal/ and the equilibrium of equation (26)
is established everywhere in the crystal. At this early
stage, the concentration of substitutional gold is quite
low. Silicon interstitials are generated according to
equation (26), making the concentration of silicon self-
interstitials much higher than its equilibrium concentration
'»»*
and keeping the reaction (26) shifted strongly toward the
left.
2) The silicon interstitials begin to diffuse rapidly to the
silicon surfaces where they are annihiliated; this produces
a concentration profile of interstitials which is initially
high in the interior of the wafer and low at the wafer
edges. Because of the low concentration of silicon
interstitials at the surface, reaction (26) proceeds toward
the right in these regions, and the substitutional gold
concentration approaches its solid solubility limit. In the
interior of the wafer, where the silicon interstitial
concentration is still high, the concentration of Au
s
remains low, giving rise to the well-known "tip-up" effect.
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3) At later times, as more gold continues to diffuse
interstitially into the wafer, and the silicon interstitials
produced by reaction (26) continue to diffuse out, the
concentration of Au in the center of the wafer increases,
S
approaching the solid solubility limit.
In summary, the incorporation of gold into substitutional sites
is controlled by the diffusion of silicon interstitials. As a
consequence, the gold concentration profile is symmetrical about the
center of the wafer, and the shape of the profile does not depend upon
whether the gold is diffused from one side of the wafer or from both
sides of the wafer simultaneously.
Stolwijk et al. [10,12] used neutron activation analysis and
mechanical sectioning to deduce the mechanism described above. By
fitting their data to equations predicted by the "kick-out" mechanism,
they were able to derive the solid solubility limit of substitutional
gold and derived an effective diffusivity, D , defined as
1
 (28)
The values of these parameters are given in Table 29 and are
plotted as a function of reciprocal temperature in Figure 16.
TABLE 29
CALCULATED VALUES OF D* AND Ceq
D* (cm2/sec) Ceq (cnf3)
S
800
900
1000
1098
1.55 E -12
2.04 E -11
2.23 E -10
1.55 E -09
5.8 E 14
3.4 E 15
1.5 E 16
4.8 E 16
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Figure 16. Values of D* and Geq (from Ref. 10) plotted
against reciprocal temperature.
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Figure 17. Penetration profiles of gold into
silicon (from Ref. 12).
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A representative plot of some data due to [10] is shown in
Figure 17.
The significance of D is that the ratio of gold concentration
in the center of the wafer to the concentration at the wafer surface
(which is nearly the solid solubility limit) is given by
- OrD't)1/2 (29)
where d is the thickness of the wafer and t is the time of diffusion.
The ratio of substitutional gold at distance x into the wafer to
the concentration at the wafer center (where x = d/2) , C , is given by
S
erf
fc i i -i-
'» ' -*?- (30)yj
5.2.2.1 Implications for Light Gold Doping of Silicon Wafers
If the above mechanism, equations, and values are correct, then
it should be possible to calculate the conditions necessary in order to
obtain a uniform concentration of gold. For example, in order to obtain
_3
a light gold doping (e.g., 6 E 14 cm ) in a silicon wafer of 15 mil
(3.81 E -2 cm) thickness, it would be necessary to perform the diffusion
at the temperature (800*0) where 6 E 14 is the solid solubility, and the
time required for the substitutional gold concentration in the wafer
center to reach 80% of the gold concentration at the wafer surfaces
would be 4.7 E 7 seconds. It would be difficult to introduce a small
amount of gold as a "pre-dep" step using an evaporated gold source and
drive the gold at a higher temperature because of the residual high
concentration of gold that would remain in the solidified gold-silicon
eutectic region.
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5.2.2.2 Heavy Gold Doping of Silicon Wafers
The situation for heavy gold doping is not so formidable.
Calculation of the time required for the gold concentration in the
center of the wafer to reach 80% of the concentration at the wafer
surfaces, for various surface concentrations, is shown in Table 30.
It should be noted that, according to the experimental results
of [1-12] and their interpretation of the gold diffusion mechanism,
rapid quenching of silicon after gold diffusion is not necessary to
freeze gold atoms into substitutional sites, although it can be presumed
that very slow cooling of wafers might result in the undesirable
precipitation of gold atoms as a second phase.
6.2.3 Properties of Gold
Calculations based upon assumed chemical and physical .
properties of the gold-silicon system at high temperatures indicate that
controlled gold doping of silicon should be attainable by vapor
transport of gold between a gold surface and a silicon wafer in close
proximity in a furnace with an inert atmosphere, as was investigated in
a previous program. The assumed mechanism for gold transport is that
the stagnant atmosphere between the gold surface and the silicon wafer
is saturated with gold at its vapor pressure, and that this causes the
gold concentration at the silicon wafer surface to be near the solid
solubility value.
Relevant properties of the system are listed in Table 31. It is
quite possible that some of the values listed here are inaccurate, but
any reasonable inaccuracy should have little effect upon the
practicality of the method. In this table the vapor pressure of gold at
several temperatures is listed. From the vapor pressure can be
calculated the rate at which vaporized gold atoms would be leaving the
gold surface. At equilibrium, these gold atoms would strike any other
surface at the same rate. The solid solubility of gold in silicon is
given for the same temperatures, as is the square root of the diffusion
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TABLE 30
TIME REQUIRED TO OBTAIN NEARLY UNIFORM GOLD CONCENTRATION
T (*C)
796
832
921
977
1097
1160
<£» (cm'3)
5 E 14
1 E 15
5 E 15
1 E 16
5E 16
1 E 17
D*
1.3 E -12
4.2 E -12
4.5 E -11
1.3 E -10
1.5 E -09
4.4 E -09
TIME REQUIRED
1.5 years
7 months
19 days
7 days
14 hour
4.7 hrs
TABLE 31
PROPERTIES OF THE GOLD/SILICON SYSTEM
GOLD MP = 1064'C At Wt = 197 DENSITY = 19.3 g/cin
Au Vapor Atoms Striking/ Solid
Temp Pressure Leaving Surface Solubility
°C (mm) (cm /sec) (cm )
.1/2 .1/2
0«n/hr1/2) (cm/sec1/2)
900
950
1000
1050
1100
1150
1200
1250
1280
1300
1350
1380
2.0E-7
l.OE-6
5.0E-6
2.0E-5
9.0E-5
2.0E-4
5.0E-4
l.OE-3
1.5E-3
2.0E-3
6.0E-3
9.0E-3
1.5E13
7.0E13
3.5E14
1.4E15
6.1E15
1.3E16
3.3E16
6.4E16
9.5E16
1.3E17
3.7E17
5.5E17
3E15
6E15
1E16
2E16
3E16
5E16
7E16
1E1
1E17
1E17
9E16
3E16
2E2
3E2
4E2
4E2
5E2
6E2
8E2
8E2
9E2
1E3
1E3
1E3
3.3E-4
5.0E-4
6.7E-4
6.7E-4
8.3E-4
l.OE-3
1.3E-3
1.3E-3
1.5E-3
1.7E-3
1.7E-3
1.7E-3
78
constant of gold at those temperatures (this value is given in two
different sets of units).
From these values, it is possible to calculate parameters for
the gold doping process. The following example is given. To dope a
_3
0.5 mm (10.7 mil) thick silicon wafer with 5 E 15 cm gold requires
2.5 E 14 gold atoms per square centimeter of wafer area. At 950°C, the
solid solubility of gold in silicon, C , is 6 E 15, and D ' = 5 E -
1/2 s4 cm/sec ' . The quantity of gold that would diffuse into the wafer in
time, t, is given by diffusion theory as
Q (t) = -= (Dt)1/2 Cg (31)
so the time required to diffuse that number of gold atoms into the
silicon is given by
It = ** ** = 74 H^ c" (32)
2 C ID
s
or
t = 5.45 E 3 sec = 91 minutes (33)
The "junction depth" is also given by diffusion theory and is
equal to
X. = (Dt)1/2 =0.37 mm (34)
Some auxiliary calculations show that some implicit assumptions
are valid. For example, the amount of gold that would be lost from the
gold source and would be deposited on the silicon surface during this
time is given by
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N = (7 E 13) (5.45 E 3) = 3.82 E 17 atoms/cm2
= 1.2 E 4 gm/cm2 (35)
= 644 A/cm2
so we can be sure that the source of gold will not be depleted during
the diffusion.
We also note that the number of gold atoms striking the silicon
surface during this time (3.82 E 17) is much higher than the number of
gold atoms entering the silicon (2.5 E 14), so we can be sure that the
silicon surface remains saturated with gold, as is required by the
diffusion equation.
As another example, if it is desired to gold dope an existing
Pennsilco 10 ohm-cm (Np = 5 E 14) silicon wafer which is 0.011 inches
(or 0.28 mm) thick with sufficient gold that the gold concentration is
2
equal to the donor concentration, 1.4 E 13 Au atoms/cm is required.
The calculated time for this diffusion would would be inconveniently
short at 900* C, so we extrapolate data to 850* and estimate the vapor
pressure of Au to be 5 E -8 mm, the solid solubility to be 1.5 E 15,
1/2 1/2D ' to be 3 E -4 cm/s ' , and the atoms striking the surface to be
4 E 12/cm2-sec. Then t1/2 = 27.57 s1/2 so t = 760 s = 12.7 minutes.
The diffusion depth (Dt) ' = .083 mm. The total Au atoms striking the
surface during the process is 4 E 12 * 760 s = 3 E 15, which is much
more than the amount of gold diffused into the silicon, so we can assume
that the surface remained saturated.
The values of the parameters used in these calculations are
plotted against reciprocal temperature in Figures 18 to 23. The
calculated silicon resistivity as a function of donor density and gold
concentration is from the data of Thurber et al.
2
In order to minimize leakage currents in (DI) devices, it is
necessary to reduce the ohmic current as much as possible. This implies
the necessity of doping the silicon to its maximum resistivity.
Beplotted from data of Thurber et al., NTI8 AD-76O ISO, January
1878.
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ORIGINAL PAGE IS
OF POOR QUALITY
For example, consider a silicon wafer which is .020 inch
Q
(5 E -2 cm) thick and 2 ohm-cm n-type (2.5 E 15 phosphorus/cm). Gold
doping this wafer to obtain the maximum resistivity requires a gold3
concentration of approximately 5 E 10 cm (Figure 18). From Figure 19,
it is seen that gold has this solid solubility in silicon at a
temperature of 1440*K (1170*C). At this temperature, the vapor pressure
of gold is approximately 2 E -4 mm (Figure 20), and gold vapor atoms at
that pressure leave or strike a surface at a rate of 1.3 E 16
o
atoms/cm /sec (Figure 21). From Figure 22 it is seen that the diffusion
constant of gold at that temperature is 1 E -6. The amount of gold that
would then diffuse into the wafer during time, t, while the surface
concentration remains constant at C is given by Equation (31). The
value of this expression for a time of 80 sec is 4.4 E 14 /cm for a
surface concentration corresponding to the solid solubility of gold.
Pho5plinrux Concent ration (cm )
as n Pflrnmeter
10" 10" I0-
Gold Concentration (em"S)
Figure 18. Calculated resistivity of silicon as a function of
gold concentration with phosphorus concentration
as a parameter.
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Figure 19. Arrhenius plot of the solubility of gold in silicon.
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Figure 20. Arrhenius plot of the vapor pressure of gold.
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Figure 21. Arrhenius plot of the rate at which gold
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Figure 22. Arrhenius plot of the diffusion constant
of gold in silicon.
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Figure 23. Arrhenius plot of the effective diffusion constant D .
Since this value is much less than the number of gold atoms that
would be striking the surface of the silicon in the first 60 sec
2
(7.8 E 17/cm ) it is safe to assume that there will always be enough
gold vapor present to keep the silicon surface saturated.
An effective diffusion constant that reflects the rate at which
interstitial gold becomes substitutional gold via the "kickout"
mechanism as defined by Stolwijk et al. is
D' .
Ceq
s
(36)
where the subscript I denotes the concentration and diffusion constant
of silicon interstitials, and Cec* is the solid solubility of gold. The
* 2 s
value of D is 5E -9 cm /sec and can be obtained from extrapolating the
data of Figure 23 to the temperature of interest. D can be used to
calculate the concentration of substitutional gold at the center of a
wafer of thickness d (assuming that the surfaces of the wafers are
saturated) by the relation
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According to these data, the concentration of substitutional
gold in the center of a 5 E -2 cm thick wafer after one hour would be
3
about 1.5 E 16/cm . This concentration of gold in the wafer (referring
to Figure 18 again) would correspond to a resistivity of about 6 E 4
ohm-cm in the wafer center. (Resistivity at the wafer surfaces would be
3 E 5 ohm-cm, the maximum value.)
In order to raise the gold concentration in the center of the
wafer to a value that would give a resistivity of 1.5 E 5 ohm-cm
3
(4 E 16/cm ), the wafer would have to be diffused for a time of 17
hours. It would be convenient to shorten this time by diffusing the
gold at a temperature higher than the temperature at which it was
deposited. This would be difficult to do by the gold coating method
unless the gold-silicon eutectic region was first mechanically or
chemically removed prior to the diffusion step. The gold vapor system
described here should be much easier and more reproducible.
5.2.3.1 Gold Foil Doping Source
In one method of gold doping consistent with the principles
outlined above and developed during this program, the source of gold is
a pure gold foil which completely covers the top of a one-inch high
hollow cylinder of fused silica. The wafer to be doped is placed at the
bottom of this cylinder on a flat silica plate. The assembly is pushed
into a furnace with a low nitrogen flow for a predetermined time. The
reasoning behind this process is that the stagnant ambient between the
gold foil and the wafer becomes saturated with gold vapor, which then
reacts with and diffuses into the silicon wafer. The arrival rate of
gold atoms at the silicon surface is sufficiently low that no
appreciable gold accumulates on the silicon surface and staining of the
surface is avoided. The total amount of gold diffused into a wafer is
controlled by the time ancj temperature of the furnace.
For example, in one set of experiments, wafers were diffused
(doped) at 910' and 1000'C for 15, 30, or 60 minutes. The wafers were
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then removed from the furnace, cleaned in aqua regia, and their sheet
resistances and spreading resistance profiles were measured. The wafers
were annealed in a nitrogen atmosphere for 60 minutes and remeasured.
In the following summary of results, Dl represents the area
2 . . . 2density (atoms/cm ) of donors in the original wafer in atoms/cm , as
determined by four-point probe measurement, and D2 represents the donor
density after gold diffusion (doping). DELTA1 is the difference between
o
Dl and D2, and is presumed to be equal to the area density (atoms/cm )
of gold atoms in substitutional sites as long as the gold concentration
remains considerably less than the donor concentration.
WAFER Dl TEMP TIME TYPE D2 DELTA1
DIS2-1
DIS2-2
DIS2-3
DIS2-4
DIS2-7
DIS2-10
1.34 E13
6.10 E12
9.63 E12
5.68 E12
5.94 E12
1.26 E13
1000
910
1000
910
910
1000
15
15
30
30
60
60
N
N
P&N
N
N
P
4.48 E12
4.23 E12
4.33 E09
2.37 E12
1.31 Ell
-5.02 E09
8.92 E12
1.87 E12
9.63 E12
3.31 £12
5.81 E12
1.26 E13
Spreading resistance measurements made on the wafers after
annealing at 1000*C showed that the resistivity was fairly uniform
throughout the wafers. Four-point probe measurements made after the
nitrogen anneal are summarized below. D3 represents the area density of
donors after the anneal and DELTA2 is the difference between Dl and D3.
WAFER TYPE Dl D3 DELTA1 DELTA2
DIS2-1A
DIS2-2A
DIS2-3A
DIS2-4A
DIS2-7A
N
N
N
N
N
1.34 E13
6.10 E12
9.63 E12
5.68 E12
5.94 E12
1.66 E12
2.65 E12
2.64 E09
6.34 Ell
1.25 E10
8.92 E12
1.87 E12
9.63 E12
3.31 E12
5.81 E12
1.17 E13
3.45 E12
9.63 E12
5.05 E12
5.93 E12
DIS2-10A N 1.26 E13 1.05E09 1.26 E13 1.26 E13
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Solid Figures: 910° Gold Deposition
Open Figures:' 1000° Gold Deposition
Circles: After Deposition Only
Triangles: After 1000°. MMIn. Anneal
Figure 24. Area density of substitutional gold atoms
after doping and annealing.
These results are plotted in Figure 24.
The solid solubilities of gold at 910* and 1000*0 are believed
q
to be 3.0 E 15 and 1.5 E 16 atoms/cm , corresponding to area densities
q
of 8 E 13 and 4 E 14 atoms/cm , respectively. So we conclude that the
wafers were doped with gold to levels which are still comfortably below
the solubility limit.
Another aspect of this experiment was masking against gold
doping. A part of each wafer was covered with 2000 I of thermal oxide
and 1500 A of silicon nitride (it had been previously found that oxide
alone was not a good barrier to gold diffusion). After each wafer was
gold diffused and annealed, these layers, were etched away and the sheet
resistivity of the underlying silicon was measured. It was found that
the resistivity of the masked areas was only slightly higher than the
sheet resistivity of the unmasked areas had been before the gold
diffusion. We conclude that silicon nitride is an effective diffusion
barrier against gold.
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5.2.3.2 Molten Gold Doping Source
Since gold melts at 1064°C, the gold foil method of introducing
gold cannot be used at temperatures much above 1000*C. For these
temperatures, the same fused silica cylinder was used, but molten gold
was used as the source. The source was contained in a fused silica cup
at the bottom of the cylinder; the wafer to be diffused was placed on
the top of the cylinder so that the cylinder was completely covered.
Measurements made on wafers diffused in this way are tabulated
in Table 32. The wafers in this experiment were a part of a Planar
Annular device design run, and so had the diffused resistivity monitors
for measuring high-resistivity silicon.
In this table, the conductance type and resistivity of the
starting wafers are indicated in columns 5 and 6. The gold deposition
process and the drive (anneal without gold source) times and
temperatures are shown in column 2.
Measured resistance (in ohms) between two N diffused regions
are shown in column 3 and between two P diffused regions are shown in
column 4. An "R" indicates that the contacts showed rectifying
characteristics (and so the "resistance" is actually a carrier
generation leakage current). It is assumed that the region between the
two contacts is the same conductivity type as the contacts which did not
give rectifying characteristics, and that type is shown in column 5. A
question mark indicates that the current-voltage characteristics between
the N contacts and between the P contacts were so similar that no type
determination could be made.
The wafer resistivity is calculated from the dimensions of the
space between the contacts (0.1 squares) and the thickness of the wafers
(0.026 to 0.029 cm). The calculated resistivity (in ohm-cm) is shown in
column 6.
It is believed that the gold concentration required to produce
the maximum final resistivity in wafers of this initial resistivity is
approximately 7 E 15 per cubic centimeter.
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TABLE 32
RESISTIVITIES OBTAINED IN RUN NUMBER DIS01
PROCESS R(N-N) R(P-P) TYPE RESISTIVITY
pisoi-n
DIS01-12
DISOl-1'3
DIS01-14
DIS01-16
DIS01-18
NONE
DEP
DRV
NONE
DEP
DRV
NONE
DEP
DRV
NONE
DEP
DRV
NONE
DEP
DRV
NONE
1100,
1100,
1100,
1100,
1100,
1100,
1100,
1100,
1100,
1100,
DEP 1100,
DRV 1100,
DIS01-19 NONE
DEP 1100,
DRV 1100,
DIS01-20 NONE
DEP 1100,
DRV 1100,
60 min
120 min
120
120
120
120
min
min
min
min
12 min
120 min
24 min
120 min
48 min
120 min
48 min
120 min
48 min
120 min
5
6
8
8
1
5
.OOE4
.25E5(R)
.62E5(R)
.|62E5(R)
.61E5(R)
71.4
167
192
1.67E4
6
1
1
2
1
2
.85E3
.04E5
.52E5
.50E5
.92E5
.86E5
3.
1.
1.
6.
5.
3.
3.
5.
1.
2.
8.
4.
7.
2.
5.
2.
85E5(R)
43E5
09E5
2E4
OOE4
57E4
33E7(R)
OOE6(R)
11E6(R)
38E6(R)
33E5(R)
76E5(R)
14E5(R)
22E5
88E5(R)
86E5
N
N
P
N
P
P
N
P
P
N
N
N
N
N
N
N
N
N
N
N
N
N
15.2
1.38E3
3.93E3
18.1
2.91E3
1.68E3
14.
1.33E3
946
9.43
18.8
43.8
9.51
51.5
4.47E3
14.2
1.88E3
2.85E4
13.9
4.16E4
6.85E4
18.1
5.26E4
7.83E4
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An alternative method for introducing the proper number of gold
atoms, and homogenizing the gold concentration throughout the silicon
wafer, would be to soak the silicon in the presence of excess gold at
the temperature for which the solid solubility is the desired gold
concentration. For wafers of the initial resistivity considered here,
that temperature would be approximately 950*0, and the time required for
homogenization at that temperature would be unacceptably long.
The deposition and drive processes used here allow higher
processing temperatures, thus greatly reducing the times required.
Since the solid solubility of gold in silicon at 1100°C is approximately
3 E 16 per cubic centimeter, it is necessary to regulate the gold
deposition time in order to limit the number of gold atoms to the
desired value. The parameters necessary to predict what this deposition
time should be for silicon wafers of various thicknesses and initial
dopings are not well known at this time, so an empirical approach is
required.
Interpretation of the data in Table 32 is that, for wafers of
this initial doping and thickness, a gold deposition of 48 minutes at
1100*0 introduces approximately the correct amount of gold into the.
wafer to achieve maximum resistivity. An anneal of two hours at 1100*0
is sufficient to homogenize the gold concentration in the silicon.
Shorter gold deposition times result in lower ultimate gold
concentration, producing wafers of lower resistivity; longer gold
deposition times introduce sufficient gold to convert the silicon to
P type with a concomitant decrease in resistivity from the theoretical
maximum value (3 E 5 ohm-cm). Some of the N-type resistivities listed
in this table are believed to be the highest yet achieved by gold doping
in the deep-impurity programs at Westinghouse.
The molten gold source has been the principle method for gold
doping comparatively low-resistivity wafers. Control and
reproducibility of the gold-doping process appear to be satisfactory.
Because the high resistivities produced by gold doping make
measurement by four-point probe difficult, the specially designed
diffused contacts on the wafers are necessary for the determination of
resistivity and conductivity type.
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6. DEVICE TESTING
6.1 PROBE MODIFICATION FOR HIGH VOLTAGE
Wafer testing was performed on a manual probing station such as
that commonly used for 1C testing. The probes and their connections
were modified with extra electrical insulation in order to permit
testing at voltages exceeding 2000 V. A micarta disc was placed between
2
the (DI) wafers and the wafer chuck to p:
between the chuck and the tested devices.
prevent electrical arcing
8.2 LOW-POWER, HIGH-VOLTAGE TESTING
Low-power measurements were made with a Tektronix 576 curve
tracer. This instrument is capable of up to 1500 V either ac, dc, or
pulsed. It cannot simultaneously provide high current and high-voltage.
Some measurements were made with the 576 curve tracer using a
Tektronix 176 pulsed high-current fixture. This fixture has a maximum
voltage capability of only 350 V but is capable of furnishing high
pulsed (300 /is) current. It has often been improperly used by
investigators who were unaware that although the gate current is pulsed,
the voltage applied to the transistor collector is not pulsed, but is
dc; so although the CRT display seems to indicate that no power is being
dissipated in the device between gate pulses, there is, in fact, a
constant power dissipation due to any leakage current in the transistor.
2
It is speculated that some (DI) switching that has been previously
reported was actually due to high temperature caused by power
dissipation in the tested device. For this reason, the pulsed high-
current fixture is of limited use in the testing of high-voltage (as
opposed to high-current) transistors.
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6.3 HIGH-POWER TESTING SYSTEM
High-power testing was accomplished using a Cober pulsed power
supply. In this measurement mode, current was measured with a Tektronix
P6042 current probe and the pulsed voltage was measured separately with
an oscilloscope.
92
7. RESULTS
7.1 DIODES WITH LOW POWER PULSE
All diode structures on the wafers of the Lateral High-Voltage
design that were completed in the previous program were tested for
threshold voltage using a 300 microsecond high-voltage pulse from the
Cober supply. The low-voltage resistance between anode and cathode of
the same devices was measured separately with the 576 curve tracer.
These data were analyzed for correlation between resistance, threshold
voltage, device structure, and device processing.
7.2 LOW-POWER TESTS OF HIGH-VOLTAGE LATERAL SQUARE DEVICES
Low-power measurements were made on some completed High-Voltage
Lateral Square devices. It is to be expected that the low-power
conductivity of these devices would be proportional to the ratio of the
channel width to the channel length for all devices fabricated on any
one wafer (D/G in Figure 9). Significant deviation from this expected
behavior was observed on some wafers and is attributed to inadequate
control of the gold-doping process. Figure 25 illustrates the results
of these measurements on a wafer which had no intentionally introduced
deep levels. The solid line in the figure depicts the expected behavior
for material of 100 ohm-cm, the nominal resistivity of the wafer. The
observed deviation from strictly ohmic behavior might be attributed to
spreading of current outside the geometrical channel region; this effect
would be expected to result in an apparent higher conductivity for
devices with low width-to-length ratios.
Figure 26 shows the results of similar measurements made on
wafers which had been gold diffused at three different temperatures. The
behavior of the wafers diffused at 1070° and at 1080*C corresponds to
effective resistivities of 1 E 5 to 5 E 5 ohm-cm. The erratic behavior
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Figure 25. Measured low-power conductance of High-Voltage
Lateral Square devices on a wafer without deep
levels (DI LS IE-1).
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Figure 28. Measured low-power conductance of High-Voltage
Lateral Square devices on wafers with differing
gold diffusions.
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of the wafer which was diffused at 1060°C must be attributed to an
uncontrolled and nonuniform gold diffusion. It was concern over such
anomalies that prompted further investigations of gold diffusion
technology.
7.2.1 Statistical Analysis
An attempt was made to find a correlation between the wafer
resistivity as determined by low-voltage I-V measurements on High-
Voltage Lateral Square devices and the threshold voltages of those
devices when they were tested at high-voltage..
Because of the large amount of scatter in the data, there was no
obvious correlation between threshold voltage and the other parameters,
and the data were analyzed with statistical computer software (ECHIP).
The number of data points (150 x 5 matrix) was.too large for analysis in
one batch, so it was split into three data groups which were called AU1,
AU2, and AU3.
The results of the analyses performed by this program are in the
form of simulated three-dimensional plots such as are shown in Figures
27-43. The statistical program analyzes the data which in this case
were the width-to-length ratio of the diode (W/L), the resistivity of
the channel as computed from the channel dimensions and the low-voltage
I-V measurement, and the threshold voltage which had been measured by
the high-voltage pulse method. From the data, the software calculates a
relationship (if any) among these data and displays what that
relationship might be. In each plot, the computed value of the
threshold voltage is displayed in a band labeled with a letter (A, B, C,
). Dots or commas are used to indicate bands between the values shown
by the letters. In these figures, the ordinate is the device length (in
microns) and the abscissa is the log of the calculated resistivity. The
ratio of the device width to the device length, W/L, is a parameter.
The value for W/L is indicated at the lower right of each plot.
The characteristics of the plots are dependent upon the form of
the relationship (linear, factorial, or quadratic) to which the data are
fitted. For example, Figure 27 shows that the measured threshold
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Figure 27. Data Group AU1. Linear Model, W/L = 10.0.
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Figure 28. Data Group AU1. Linear Model, f/L = 15.0.
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Figure 29. Data Group AU1. Linear Model, W/L =20.0.
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Figure 30. Data Group AU1. Factorial Model, W/L = 10.0.
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Figure 31. Data Group AU1. Factorial Model, W/L = 15.0.
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Figure 32. Data Group AU1. Factorial Model, W/L = 20.0.
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Figure 33. Data Group AUl. Factorial Model, W/L = 5.0.
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Figure 34. Data Group AUl. Factorial Model, W/L = 1.0.
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Figure 35. Data Group AU1. Quadratic Model, W/L = 10.0.
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Figure 36. Data Group AU1. Quadratic Model, W/L = 15.0.
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Figure 37. Data Group AU1. Quadratic Model, W/L = 20.0.
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600.0 • DDDDDDDDDDD EEEEEEEEEEE...»
! DDDDDDDDDDDD,,.,,,.,,, .EEEEEEEEEEE! A - 0.0
! DDDDDDDDDDD EEEEEEE! . = 122.2
ICCC DDDDDDDDDDD EEE! 8= 244.4
ICCCCCCC DDDDDDDDDDDD... i .= 366.7
450.0 »CCCCCCCCCC DDDDDDDDDDD • C = 488.9
: ...ccccccccccc DDDDDDDDDDD,...! . •= en.i
L : cccccccccccc DDDDDDDDDDDD ! D = 733.3
E ! .....CCCCCCCCCCC DDDDDDDD! .= 855.6
N :BB.. ccccccccccc DDDDI E = 977.8
6 300.0 *BBBBBB ...CCCCCCCCCCCC • . = 1100.0
T ! BBBBBBBBB , CCCCCCCCCCC !
H ,' . .BBBBBBBBBBB CCCCCCCCCCC !
! BBBBBBBBBBBB .CCCCCCCCCCCC. !
! BBBBBBBBBBB ............CCCCCCCCC!
150.0 »A BBBBBBBBBBB. CCCCC*
! AAAAA BBBBBBBBBBBB .......... .CC !
,' AAAAAAAA BBBBBBBBBBB !
.' <AAAAAAAAAAA BBBBBBBBBBB ......,'
! ««AAAAAAAAAAAA BBBBBBBBBBBB , ,!
0.0 •««««AAAAAAAAAAA BBBBBBBBBB* U/L - 10.0
• » * • * *,
0.0 1.5 3.0 4.5 6.0
LOB-RHO
Figure 38. Data Group AU2. Linear Model, W/L = 10.0.
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600 . 0 *BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB8BBBBBB»
,'BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBl A = 0.0
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! BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB .......... ! B = 733 . 3
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0.0 1.5 3.0 4.5 B.0
LOG-RHO
Figure 39. Data Group AU2. Factorial Model, W/L = 10.0.
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,'AAAAAAAAAAA ! . = 550.0
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450.0 »AAAAAAAAAA *
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0.0 1.5 3.0 4.5 6.0
L06-RHO
Figure 40. Data Group AU2. Quadratic Model, W/L = 10.0.
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600.0 «CCCCCCCCCCCCCC .BBBBBBBBBBB*
ICCCCCCCCCCCC , .BBBBBBBBBBBBB! A = 0.0
JCCCCCCCCCC BBBBBBBBBBBBBBB. ! . = 157.1
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T ! ,,. .BBBBBBBBBBBBBBB AAAAAA!
H i .BBBBBBBBBBBBBBBB AAAAAAAAAi
,' BBBBBBBBBBBBBB AAAAAAAAAAA!
i BBBBBBBBBBBB AAAAAAAAAAAAA!
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Figure 41. Data Group AU3, Linear Model, W/L = 10.0.
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Figure 42. Data Group AU3, Factorial Model, W/L = 10.0.
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600. 0 • A BBBBBBBBBBB A«
IAAA AAA: A= 0.0
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N ! «AAAAAAAAAAAAA AAAAAAAAAAAAA« !
6 300.0 ««AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA««
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! <««AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA<««!
i <««AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA<««!
150.0 •«««AAAAAAAAAAAAAAAAAAAAAAAAAAAAA«««*
! <«««AAAAAAAAAAAAAAAAAAAAAAAAAAA<««« !
! ««««AAAAAAAAAAAAAAAAAAAAAAAAA««««!
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Figure 43. Data Group AU3, Modified Quadratic Model, W/L = 10.0.
voltage is found to increase with either the device length or the log of
the resistivity (threshold voltage is indicated in volts), •while W/L is
held constant at 10.0.
Figures 28 and 29 show that this dependence on length and
resistivity is not much affected if W/L assumes values of 15.0 or 20.0
instead. Figures 30 to 34 show the results of fitting the same data
group to a factorial model. When fitted to that model, the data
indicate that resistivity is the strongest factor affecting threshold
voltage. Again, W/L has little effect.
Figures 35 to 37 show that when the data are fitted to a
quadratic model, the threshold voltage is quite insensitive to device
length and only weakly dependent upon device resistivity. Figures 38 to
40 display the results of the analysis of the second data group, which
are similar to the analysis of the first data group.
Figures 41 to 43 show the results of analysis of the third data
group. In this case there appears to be an inverse relationship between
resistivity and threshold voltage, while the effect of device length is
104
positive. This relationship appears to be true whether the data are
fitted to a linear model, a factorial model, or a quadratic model.
It must be concluded from these analyses that the data scatter
is too great to quantitatively predict the dependence of threshold
voltage upon any of the parameters investigated, even when a large data
base is analyzed.
A representative curve obtained during these high-power
measurements is shown in Figure 44. Since a pulsed power supply is used
in the measurements, the data are obtained as points rather than a
smooth curve. In the particular case shown, the power was increased
until the device burned out because of dissipated power at high current.
7.3 HIGH-POIBE TESTING
The high-power pulse system using the Cober pulser was used to
test a wide variety of Planar Annular devices. Surprisingly, some kind
of negative resistance characteristic was found in many devices in which
it was not to be expected. Applied voltage was increased to the point
that obvious thermal runaway was incipient.
Curvt 7513D-A
1.0
.9
.8
.7
.6
.5
.4
.3
.2
.1
-Sum Out
Wafer AU1
Device 1-2
4060 100 200
V
300 360 400
Figure 44. Current-voltage relation of a High-Voltage
Lateral Square device obtained from a pulsed
(300 /isec) power supply.
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7.3.1 Switching Behavior
Switching behavior or negative resistance was found to occur in
many of the Planar Annular devices that were fabricated during this
program. No high-voltage devices were found to be sensitive to gate
control of the switching process. In many cases, small changes could be
made in the threshold voltage by either grounding or floating the gate;
in some cases, there was an effect from introducing current at an
injection gate, but all of these could be explained on the basis that
the gate was simply acting as an auxiliary anode or cathode.
The I-V plots shown in Figures 45-54 are typical, but by no
means exhaustive, of the results. Some devices were symmetrical,
switching nearly identically with the emitter either positive or
negative with respect to the collector. Other devices switched in
either direction but with quite different characteristics.
The notations at the top of each figure refer to the structure
of the device indicating, respectively, the conductivity type of the
emitter (N, P, or Shieh diffusion); the conductivity type of the
collector; the emitter-collector spacing in /Jm; and the type of gate
(N, P, or Shieh injection gate).
DISQR-01-12 DEVICE 26
M f
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'•I ZOO -400 0
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Figure 45. Pulsed I-V characteristics of a planar annular
(DI) device with N emitter, P collector, 640 ftm
emitter-collector space, and P injection gate.
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Figure 46. Pulsed I-V with Shieh emitter, Shieh collector, 160 /*m
emitter-collector space, and Shieh injection gate.
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Figure 47. Pulsed I-V with P emitter, P collector, 640 /im
emitter-collector space, and N injection gate.
107
DISQR-01-13 DEVICE 50
P f
3 0 _o
\
o -
1 .
-
o ~
1 -
]
1 -
'-600 -5
»
00 -400 -3
\
OO -2
^^
00 -I
\
\
\
00 C 10
VOLTS
Figure 48. Pulsed I-V with F emitter, P collector, 160 /m
emitter- collector space, and N injection gate.
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Figure 49. Pulsed I-V with N emitter, P collector, 160 /i
emitter-collector space, and N inj ection gate.
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DISQR-01-13 DEVICE 16
S S t,V6 P
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Figure 60. Pulsed I-V with Shieh emitter, Shieh collector, 160 /tm
emitter-collector space, and P injection gate.
DISQR-01-13 DEVICE 17
s s
iisoo -1000 -5OO 0
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500
Figure 51. Pulsed I-V with Shieh emitter, Shieh collector, 640 /im
emitter-collector space, and P injection gate.
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DISQR-01-13 DEVICE 15
S $
-1200 -800 -400
VOLTS
Figure 52. Pulsed I-V with Shieh emitter, Shieh collector, 640 /im
emitter-collector space, and P injection gate.
OISQR-01-12-DEVICE 52
P P {,</<> f> .
Figure 53. Pulsed I-V with P emitter, P collector 640 /im
emitter-collector space, and P injection gate.
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Figure 54. Pulsed I-V with P emitter, P collector, 640 /tm
emitter-collector space, and N injection gate.
In general, those devices with the larger emitter-collector
spacings have the highest threshold voltages (up to 1000 V) and holding
voltages.
7.4 LOW HOLDING VOLTAGB WITH LOW THRESHOLD
During the latter part of this program, emphasis was shifted
from high threshold voltage and high threshold-to-holding voltage ratios
toward those devices which might exhibit low holding voltages. Analysis
has shown that these are achieved with initially high-resistivity wafers
with light gold doping.
Wafers intended for this purpose are still being characterized.
Representative devices from these wafers will be scribed out and mounted
in transistor packages for delivery to NASA. The measurement data
obtained from these devices will 'be included in this report as an
appendix.
.Packages for completed devices were obtained from Powerex, Inc.
These have been .modified with alumina .base plates for insulation of
devices from the package base.
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8. CONCLUSIONS
2
Deep-impurity, double-injection (DI) devices constitute a
unique class of semiconductor switches. Their principle mode of opera-
tion is inherently binary, switching from OFF state to ON state without
the necessity of external feedback circuitry or auxiliary amplifiers.
Their resistance to radiation effects and to high temperature qualify
their use in hostile environments where other common semiconductor
devices cannot survive.
2This program investigated the use of (DI) devices as high-power
switches. This report has shown, analytically and experimentally, that
2in high-power applications, the properties of (DI) devices are such
that they dissipate relatively large amounts of power in the OFF state,
and that when they are pushed to those power levels which are required,
the heat generated by this power dissipation cannot be removed rapidly
enough to prevent device destruction.
2It remains to be determined if the unusual properties of (DI)
operation can be incorporated into other applications which do not
involve high power levels.
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ORIGINAL PAGE IS
OF POOR
BASIC program simulating electron injection into insulating silicon.
10 REM THIS IS 9O6DI.BAS
£0 LPRINT CHR*(S4) 'clears print buffer
30 REM XSEL is the number of excess electrons in the volume which is
40 REM defined by AREA x DX
50 REM The base concentration is NB
60 REM The temperature is TEMP
70 REM The currant i» I
80 REM Tho length of the device is L
90 REM The number of sections is NS
10O REM The time intetrv*! in DT
110 REM Th« number of electron* flowing into a section is EIN
ISO REM The number of electrons flowing out of A section is EOUT
130 DIM XSEL(100)
140 AREA - 1
ISO TEMP - 300
160 CURRENT • 1!
17O NB - 0 '5el£ is 1000 ohm-cm n type
180 N* » £0 'number of sections
190 LASTS » 4000 'number of time intervals
£00 L - .1 'total length of device
£10 DT « IE-11 'increment of time
££0 DX - L/NS
£30 Q » 1.602E-19 'electron charge
£40 PERM - 8. 834E-14*11.8 'permittivity of silicon
£50 MUE - 1£50 - 'low field mobility
£6O D » MUE*1.38E-£3*TEMP/Q 'electron diffusivity
£70 LPRINT " ", DATEt, TIME*
£80 LPRINT USING "J » ##.#AA^^ AMP/cm"£"^CURRENT/(AREA)?
£90 LPRINT USING " L - t*.*^ ^ cm'^L;
300 LPRINT USING " DELTAT • ##.4*^ ^ sec"|DT
31O LPRINT USING " DELTflX » ##.4»/s'XAXs cm"|DXi
3£0 LPRINT USING " AREA • *»#. #^ ~" cm^£" |AREAj
330 LPRINT USING " NB - ##.##^^"»NB
340 LPRINT USING " 4t****** SECTIONS" ,NX?
350 LPRINT USING " #### TIME INTERVAL LIMIT"|LASTS
360 LPRINT
37O LPRINT "SECT TIME EIN EOUT ELCONC FIELD VOLTS
380 FOR T • 1 TO LASTS
390 IF EOUT > .99*CURRENT*DT/Q THEN LASTS - T
400 PRINT USING "4MMMM»" |T|
410 PRINT USING " #*». #4»^ "^ |EOUTi
4£0 PRINT USING " *#. W"-^ " |CURRENT#DT/Q|
430 PRINT USING " »*». *»*^ "^ |T»DT
440 FLD " 0
450 VOLT - 0
46O FOR I - 1 TO NS
470 EIN - EOUT
480 IF I • 1 THEN EIN - CURRENT*DT/Q
490 XSEL(I) - XSEL(I) + EIN
SOO Nl - XSEL(I)
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ORIGINAL' PAGE IS
POOR QUALITY
BASIC - continued
510
520
530
340
350
56O
370
380
590
600
610
620
630
640
650
660
670
680
690
70O
710
720
730
740
750
760
770
780
790
BOO
810
820
830
840
850
860
870
880
890
900
910
920
930
940
950
960
IF Nl < 1! THEN Nl - 0!
IF FLD > 1E-09 GOTO 56O
N2 - Ni/<Nl«MUE»Q»DT/<AREA*D-X*PERM> + 1)
IF N2 < 1! THEN N2 - 0!
GOTO 610
A = MUE»FLD/DX - MUE*NB*Q/PERM
B - Q*MUE/<AREA#DX*PERM>
NUM • A«N1
DEN - A*EXP(A*DT> + B*N1*<EXP*A*DT) - 1)
N2 - NUM/DEN
EOUT - Nl - N2
RHON2 - Q*N2/(AREA*DX>
RHONB - Q*NB
NFLD » DX*(RHON2 - RHONB),
FLD - FLD •»• NFLD
VOLT " VOLT + FLD*DX/2
X8EL(I> - N2
IF T = LAST* THEN GOSUB
NEXT I
IF LAST* - T GOTO 730
IF EOUT >.99*CURRENT»DT/Q THIN LAST* » T
NEXT T
LPRINT
LPRINT " », DATE*, TIME*
LPRINT USING "XHMMMTi CURRENT?
LPRINT USING " L-#.«#"
LPRINT USING " DELTflT*
LPRINT USING " DELTAX-
LPRINT USING "
LPRINT USING "
LPRINT USING "
LPRINT
LPRINT
LPRINT
LPRINT
LPRINT
LIST 140-210
END
LPR-INT USING "
LPRINT USING "
LPRINT USING "
LPRINT USING "
LPRINT USING "
LPR-INT USING1 "
LPRINT USING' "
RETURN
DT!
DXi
NB-##.
TIME ITERATIONS "| LASTS
5 1 \
XSE~L< I ) / (AREA«DX
117
AS A FUNCTION OF TOTAL TIME
I = 1 A L=0.1cm AREA = 1 cm5
SECTIONS
20
dt
IE- 11
10E-09
15E-09
TIME
5E-09
9.54E3
1.17E4
17.6E-09* 1.18E4
•^ Terminated when
I
LENGTH
.05 cm
0.10
0.20
1E-11
AS
= 1 A
dt
1E-10
IE- 11
IE- 11
1E-10
2.5E-8
current out > .
FIELD
4.79E3
3.65E2
3.95E2
3.96E2
99 X current
VOLTS
2.23E2
in
A FUNCTION OF LENGTH
20 SECTIONS AREA = 1 cm2
TIME
1.09E-8
1.2E-8
1.76E-8
2.35E-8
1.68E4
FIELD
7.19E3
8.32E3
1.18E4
1.56E4
1 . 12E3
VOLTS
1.24E2
1.40E2
3.96E2
1.06E3
AS A FUNCTION OF CURRENT DENSITY
LENGTH =0.1 AREA = 1 cm2 20 SECTIONS
CURRENT
0.1
1.0
10
dt
1E-10
3E-11
IE- 11
1E-10
IE- 11
TIME
5.5E-8
5.6E-8
1.76E-8
4.0E-9
5.5E-9
FIELD
3.65E3
3.75E3
1.18E4
2.59E4
3.65E4
VOLTS
1.23E2
1.25E2
3.96E2
9.34E2
1.23E3
2 3From the above calculations, J = CV /L so it can be calculated
2
that, for a switch which is 1 mm in area and is to have a threshold
voltage of 10,000 V while conducting only 50 mA (current density of
25 A/cm ), this requires a length of 0.504 cm.
118
APPENDIX II
A number of devices illustrative of those fabricated during this
investigation were mounted and wire bonded to TO-3 headers. These
devices were chosen from those lot runs expected to exhibit how holding
voltages (with concomitant low threshold voltages). These mounted
devices were delivered to the NASA program manager. The electrical
characteristics of these devices are shown in the following
oscillographs from a Tektronix 576 curve tracer. The accompanying
notations refer to the device structure as described in the main body of
this report and to noteworthy characteristics of individual devices.
The device emitters were wire bonded to the header case
(ground), the gates were bonded to pin "E," and the collectors were
bonded to pin "B."
The device parameters of threshold voltage, current at
threshold, and holding voltage can be read from the oscillographs.
Since gate signals did not significantly change any of these parameters,
these tests were performed with gates open (disconnected).
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DEVICE 02-9-20
S S 4D ENH
Nearly symmetrical in forward
and reverse polarities. Low
holding voltage.
DEVICE 02-9-23
P N 160 S
Switches in forward direction
only. Low holding voltage.
DEVICE 02-9-46
SD SD 40 ENH
Shieh electrode dots switch
serially.
ORIGINAL PAGE IS
OE POOR QUALITY
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RM-15492
DEVICE 02-9-49
N N 160 S
Switches in only one direction.
' .
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DEVICE 02-9-68
RS RS 160 S
Switches in only one direction.
Super-linear I-V to threshold
voltage.
DEVICE 02-10-5
S S 160 NONE
Symmetrical switching.
RM-15493
DEVICE 02-10-6
S S 160 NONE
Same structure as 02-10-5 but
higher threshold voltage
DEVICE 02-10-7
S S 160 NONE
Same structure as 02-10-5 and
similar characteristics
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DEVICE 02-10-8
S S 160 NONE
Same structure as 02-10-6 and
similar characteristics
ORIGINAL PAGE IS
QB EOOR QUALITY
RM-15494
DEVICE 02-10-11
S S 20 ENH
Low threshold voltage.
High OFF state power
DEVICE 02-10-12
S S 160 DEP
Slow switch in one polarity,
fast in the other
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DEVICE 02-10-13
S S 160
Asymmetric switch
ORIGINAL PAGE IS
OE POOR QUALITY
RM-15495
DEVICE 02-10-14
S S 160 P
Low threshold to holding voltage
ratio.
DEVICE 02-10-27
P N 160 N
Slow switch. Switches only in
forward polarity
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DEVICE 02-10-3
PD ND 160 S
Switches only in forward
polarity. Dot electrodes switch
serially.
IS
JALITY
RM-15496
DEVICE 02-10-39
SD SD 20 ENB
Switches symmetrically. Shieh
dots switch serially.
DEVICE 02-10-41
SD SD 160 S
Switches in only one polarity
DEVICE 02-10-42
SD SD 160 P
Switches in only one polarity
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RM-15497
DEVICE 02-10-46
SD SD 40 ENh
Switches in only one polarity.
High threshold to holding voltage
ratio.
DEVICE 02-10-46
SD SD 40 ENH
Same device as above. Shows low
holding voltage.
DEVICE 02-10-58
P N 160 NONE
Switches only in forward
polarity.
126 ":~ PAGE IS
CF POOR QUALITY RM-15498
DEVICE 02-10-67
RS RS 160 DEP
Symmetrical switching.
DEVICE 02-10-68
RS RS 160 S
Switches in only one polarity,
DEVICE 02-10-70
RS RS 160 N
Symmetrical, slow switching.
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RM-15499
DEVICE 02-10-73
ND ND 160 S
Switches in only one polarity.
High ON resistance.
DEVICE 02-10-74
ND ND 160 P
Asymmetric in ON and OFF state
resistance.
DEVICE 02-11-5
S S 160 NONE
Symmetric switching.
. „ ..
OS POOR QUALITY
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RM-15500
ES3SS
DEVICE 02-11-6
S S 160
Symmetric switching. Low ON
state resistance.
DEVICE 02-11-7
S S 160 NONE
Same structure as 02-11-6.
Similar characteristics.
DEVICE 02-11-8
S S 160 NONE
Same structure as 02-11-6.
Similar characteristics.
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RM-15501
DEVICE 02-11-11
S S 20 ENH
Low threshold voltage, high OFF
state power. Consistent with
20 fim spacing.
DEVICE 02-11-13
S S 160 S
Switches in only one polarity.
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DEVICE 02-11-22
P N 160 DEP
Switches in only forward
polarity. Low holding voltage,
DRi •'. I . PJ -;B 16
02 EOOR QUALITY
RM-15502
- ?AGE IS
QE POOR QUALITY
DEVICE 02-11-27
P N 160 N
Switches only in forward
polarity.
DEVICE 02-11-31
PD ND 20 ENH
Slow switching in reverse
polarity.
DEVICE 02-11-39
SD SD 20 ENH
Symmetric switching. Low
threshold voltage. Shieh dots
switch serially.
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RM-15503
DEVICE 02-11-40
SD SD 160 DEP
Asymmetric threshold voltage.
Shieh dots switch serially.
DEVICE 02-11-41
SD SD 160 S
Shieh Dots switch serially.
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DEVICE 02-11-42
SD SD 160 P
Shieh dots switch serially.
ORIGINAL PAGE IS
OE POOR QUALTTX
RM-15504
ORIGINAL PAGE IS
QE POOR QUALITY
DEVICE 02-11-43
SD SD 160 N
Shieh dots switch serially.
DEVICE 02-11-58
P N 160 NONE
Switches only in forward
polarity.
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